CN109101402A - The monitoring device and server of VR chip on a kind of server master board - Google Patents
The monitoring device and server of VR chip on a kind of server master board Download PDFInfo
- Publication number
- CN109101402A CN109101402A CN201810966942.3A CN201810966942A CN109101402A CN 109101402 A CN109101402 A CN 109101402A CN 201810966942 A CN201810966942 A CN 201810966942A CN 109101402 A CN109101402 A CN 109101402A
- Authority
- CN
- China
- Prior art keywords
- chip
- bmc
- bit
- serial data
- data stream
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3031—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a motherboard or an expansion card
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses the monitoring devices and server of VR chip on a kind of server master board, it include: the signal adapter being connect respectively with VR chips multiple on server master board, for the alter signal step-by-step that multiple VR chips export one by one to be converted to serial data stream in real time;The BMC being connect respectively with the output end of signal adapter and multiple VR chips, for when read on serial data stream have bit for low level when, determine that the work of low level bit corresponding VR chip occurs extremely, and the working condition abnormal with determination of the status register on the VR chip of read work exception immediately.It can be seen that, the application by VR chip alter signal determining its whether operation irregularity, when the work for determining VR chip occurs abnormal, directly against the status register on the VR chip of property read work exception, to quickly determine abnormal working condition, and then improve the real-time of monitoring and the timeliness of abnormality processing.
Description
Technical field
The present invention relates to server monitoring fields, monitoring device more particularly to VR chip on a kind of server master board and
Server.
Background technique
Currently, server master board is equipped with multiple VR (Voltage Regulation, voltage conversion) chip, multiple VR cores
The first interface that on piece is used for transmission CLK signal is connected directly to (the Baseboard Management of BMC set by mainboard
Controller, baseboard management controller) on be used for transmission the interface of CLK signal, be used for transmission DAT signal on multiple VR chips
Second interface be connected directly to the interface that DAT signal is used for transmission on BMC so that BMC is read respectively on each VR chip
The content of status register is monitored the working condition of each VR chip.In the prior art, each VR need to be set in advance in BMC
Then the monitoring sequence of chip circuits sequentially the working condition for monitoring each VR chip according to set monitoring sequence.But when wherein
When the working condition of one VR chip occurs abnormal, if BMC is monitoring other VR chips at this time, BMC is different to the VR chip
Normal working condition can not promptly respond, to reduce the real-time of monitoring and the timeliness of abnormality processing.
Therefore, how to provide a kind of solution to problem is the current problem to be solved of those skilled in the art.
Summary of the invention
The object of the present invention is to provide the monitoring devices and server of VR chip on a kind of server master board, first by VR core
The alter signal determining VR chip of piece whether read when the work for determining VR chip occurs abnormal directly against property by operation irregularity
The status register on the VR chip of operation irregularity is taken, to quickly determine abnormal working condition, and then improves monitoring
The timeliness of real-time and abnormality processing.
In order to solve the above technical problems, the present invention provides a kind of monitoring devices of VR chip on server master board, comprising:
The signal adapter being connect respectively with voltages multiple on server master board conversion VR chip, in real time by multiple institutes
It states the alter signal step-by-step that VR chip exports one by one and is converted to serial data stream;
The baseboard management controller BMC being connect respectively with the output end of the signal adapter and multiple VR chips,
For when read on the serial data stream have bit for low level when, determine low level bit corresponding VR chip
Work occur it is abnormal, and immediately the status register on the VR chip of read work exception to determine the working condition of exception.
Preferably, the monitoring device further include:
The control chip being connect respectively with the signal adapter and the BMC, for monitoring the serial data stream
It is bit each, it is delivered to weigh monitoring when low level to the BMC when having read bit.
Preferably, the control chip is specifically used for each bit that monitor the serial data stream, when having read bit
Position stores the serial data stream read at this time into internal register when being low level, while exporting interrupt signal to described
BMC, in order to which the BMC reads the serial data stream just kept from the internal register immediately.
Preferably, the control chip is specifically used for each bit that monitor the serial data stream, when having read bit
The serial data stream read at this time is directly inputted into the BMC when position is low level.
Preferably, the control chip is specially complex programmable logic device (CPLD).
Preferably, the signal adapter is specially shift register.
Preferably, the BMC is also used to the content record of status register on the VR chip by operation irregularity in BMC log
In, in order to which administrative staff pass through the working condition of the BMC log analysis exception VR chip.
In order to solve the above technical problems, the present invention also provides a kind of server, including multiple VR chips, it further include above-mentioned
The monitoring device of VR chip on any server master board.
The present invention provides a kind of monitoring devices of VR chip on server master board, comprising: respectively and on server master board
The signal adapter of multiple VR chip connections, for being in real time converted to the alter signal step-by-step that multiple VR chips export one by one
Serial data stream;The BMC connecting respectively with the output end of signal adapter and multiple VR chips reads serial data for working as
Have on stream bit for low level when, determine that the work of low level bit corresponding VR chip occurs extremely, and read immediately
Status register on the VR chip of operation irregularity is to determine abnormal working condition.
Compared with VR chip monitoring in the prior art, the monitoring device of the application includes signal adapter and BMC.This Shen
The alter signal step-by-step that multiple VR chips export one by one is please converted in real time by serial data stream by signal adapter first, so
Afterwards by BMC judge whether to have on serial data stream bit for low level, when have bit for low level when, illustrate the bit it is right
There is abnormal, the status register on the VR chip of read work exception immediately at this time in the work of the VR chip answered, so that it is determined that
Abnormal working condition.As it can be seen that the application is first by the alter signal of each VR chip, corresponding to determine whether each VR chip works different
Often, when the work for determining any VR chip occurs abnormal, the state on the VR chip of the operation irregularity is read directly against property
Register to quickly determine abnormal working condition, and then improves the real-time of monitoring and the timeliness of abnormality processing.
The present invention also provides a kind of servers, with above-mentioned monitoring device beneficial effect having the same.
Detailed description of the invention
It to describe the technical solutions in the embodiments of the present invention more clearly, below will be to institute in the prior art and embodiment
Attached drawing to be used is needed to be briefly described, it should be apparent that, the accompanying drawings in the following description is only some implementations of the invention
Example, for those of ordinary skill in the art, without creative efforts, can also obtain according to these attached drawings
Obtain other attached drawings.
Fig. 1 is the structural schematic diagram of the monitoring device of VR chip on a kind of server master board provided by the invention;
Fig. 2 is the structural schematic diagram of the monitoring device of VR chip on another server master board provided by the invention.
Specific embodiment
Core of the invention is to provide the monitoring device and server of VR chip on a kind of server master board, first by VR core
The alter signal determining VR chip of piece whether read when the work for determining VR chip occurs abnormal directly against property by operation irregularity
The status register on the VR chip of operation irregularity is taken, to quickly determine abnormal working condition, and then improves monitoring
The timeliness of real-time and abnormality processing.
In order to make the object, technical scheme and advantages of the embodiment of the invention clearer, below in conjunction with the embodiment of the present invention
In attached drawing, technical scheme in the embodiment of the invention is clearly and completely described, it is clear that described embodiment is
A part of the embodiment of the present invention, instead of all the embodiments.Based on the embodiments of the present invention, those of ordinary skill in the art
Every other embodiment obtained without making creative work, shall fall within the protection scope of the present invention.
Fig. 1 is please referred to, Fig. 1 is the structural representation of the monitoring device of VR chip on a kind of server master board provided by the invention
Figure.
The monitoring device of VR chip includes: on the server master board
The signal adapter 1 being connect respectively with VR chips multiple on server master board, in real time by multiple VR chips one
The alter signal step-by-step of one output is converted to serial data stream;
The BMC 2 connecting respectively with the output end of signal adapter 1 and multiple VR chips reads serial data for working as
Have on stream bit for low level when, determine that the work of low level bit corresponding VR chip occurs extremely, and read immediately
Status register on the VR chip of operation irregularity is to determine abnormal working condition.
Specifically, it is contemplated that when VR chip it is working properly in the case where, the alter signal of VR chip output is high electricity
It is flat;In the case that exception occurs in the work of VR chip, the alter signal of VR chip output is pulled low, and becomes low level;So
The alter interface of multiple VR chips can not be directly linked together on server master board.Moreover, the BMC of the prior art will not be special
Door is reserved multiple GPIO (General Purpose Input Output, general I/O port) and is connect one by one with VR chip,
So the alter interface of VR chip is typically in sky and connects state, the alter signal of output is underutilized.
Based on this, the monitoring device of the application includes signal adapter 1 and BMC 2.The application is converted first with signal
The alter signal step-by-step that multiple VR chips export one by one is converted to serial data stream in real time by device 1, and (i.e. parallel data switchs to serially
Data flow), at this point, the level state that the bit correspondences of one of serial data stream represent the alter signal of a VR chip is (high
Level or low level).As shown in Figure 1, the alter signal of first VR chip (VR1 in figure) corresponds to the first of serial data stream
Bit a, the alter signal of second VR chip (VR2 in figure) corresponds to second bit of serial data stream, and so on
The alter signal of n-th of VR chip (VRn in figure) correspond to serial data stream n-th of bit (n be it is whole more than or equal to 2
Number).
Then, signal adapter 1 exports the serial data stream of conversion to the GPIO of BMC 2, is monitored in real time and is gone here and there by BMC 2
Row data flow.When BMC 2 read on serial data stream have bit for low level when, determine low level bit corresponding VR
The work of chip occurs extremely, and BMC 2 understands the status register on the VR chip of read work exception immediately at this time, thus quickly
Abnormal working condition is determined, to make corresponding abnormality processing.That is, the application no longer circuits sequentially each VR chip of monitoring
Working condition, but according to the level state of alter signal determine VR chip work there is exception after, directly against property read
The status register on the VR chip of operation irregularity is taken, to make BMC 2 when the working condition of any VR chip occurs abnormal
It can promptly respond, to improve the real-time of monitoring and the timeliness of abnormality processing.
The present invention provides a kind of monitoring devices of VR chip on server master board, comprising: respectively and on server master board
The signal adapter of multiple VR chip connections, for being in real time converted to the alter signal step-by-step that multiple VR chips export one by one
Serial data stream;The BMC connecting respectively with the output end of signal adapter and multiple VR chips reads serial data for working as
Have on stream bit for low level when, determine that the work of low level bit corresponding VR chip occurs extremely, and read immediately
Status register on the VR chip of operation irregularity is to determine abnormal working condition.
Compared with VR chip monitoring in the prior art, the monitoring device of the application includes signal adapter and BMC.This Shen
The alter signal step-by-step that multiple VR chips export one by one is please converted in real time by serial data stream by signal adapter first, so
Afterwards by BMC judge whether to have on serial data stream bit for low level, when have bit for low level when, illustrate the bit it is right
There is abnormal, the status register on the VR chip of read work exception immediately at this time in the work of the VR chip answered, so that it is determined that
Abnormal working condition.As it can be seen that the application is first by the alter signal of each VR chip, corresponding to determine whether each VR chip works different
Often, when the work for determining any VR chip occurs abnormal, the state on the VR chip of the operation irregularity is read directly against property
Register to quickly determine abnormal working condition, and then improves the real-time of monitoring and the timeliness of abnormality processing.
On the basis of the above embodiments:
As a kind of preferred embodiment, the monitoring device further include:
The control chip 3 being connect respectively with signal adapter 1 and BMC 2, for monitoring each bit of serial data stream,
It is delivered to weigh monitoring when low level to BMC 2 when having read bit.
Further, it is contemplated that the management resource of BMC 2 is important for server, and monitors each VR chip
The level state of alter signal can occupy the part management resource of BMC 2, so the monitoring device of the application further includes being connected to
Control chip 3 between signal adapter 1 and BMC 2.The application is first by 1 turn of 3 monitor signals in real time converter of control chip
Each bit of the serial data stream changed deliver to BMC 2 when having read bit is low level, then by monitoring power, i.e., will
Abnormal serial data stream is to BMC 2.
When BMC 2 is read it is bit low level on abnormal serial data stream when, determine low level bit it is corresponding
There is abnormal, the status register on the VR chip of read work exception immediately of BMC 2 at this time in the work of VR chip, thus quickly
Determine abnormal working condition.As it can be seen that the presence of control chip 3 executes BMC 2 only after exception occurs in the work of VR chip
Policer operation, to save the management resource of BMC 2.
As a kind of preferred embodiment, each bit that chip 3 is specifically used for monitoring serial data stream are controlled, reading is worked as
The serial data stream read at this time is stored into internal register to when there are bit to be low level, while exporting interrupt signal
To BMC 2, in order to which BMC 2 reads the serial data stream just kept from internal register immediately.
Specifically, the process that abnormal serial data stream is carried out between chip 3 and BMC 2 is controlled specifically: control core
Piece 3 monitors each bit of serial data stream in real time, when having read bit is low level, illustrates serial data stream at this time
For abnormal serial data stream, then the exception serial data stream is stored into its internal register, while exporting interrupt signal extremely
BMC 2.BMC 2 reads the abnormal string just kept after receiving interrupt signal from the internal register of control chip 3 immediately
Row data flow, to transfer monitoring power in such a way that BMC 2 is actively read.
As a kind of preferred embodiment, each bit that chip 3 is specifically used for monitoring serial data stream are controlled, reading is worked as
The serial data stream read at this time is directly inputted into BMC 2 to when there are bit to be low level.
Further, other than monitoring power is transferred in such a way that BMC 2 is actively read in addition to above-mentioned, the control chip of the application
3 can also read serial data stream have bit for low level when, abnormal serial data stream is directly inputted into BMC 2, from
And monitoring power is transferred in such a way that BMC 2 is passively read.As for the concrete mode for transferring monitoring power, the application selects a selection i.e.
It can.
In addition, the control chip 3 of the application in addition to after there is exception in the work of VR chip will monitoring power meet at BMC 2 it
Outside, it also can replace BMC 2 and execute final policer operation: determining that the work of low level bit corresponding VR chip occurs
It is abnormal, and the status register on the VR chip of read work exception is further saved immediately with determining abnormal working condition
The management resource of BMC 2.As for the execution object of final policer operation, the application selects a selection.
As a kind of preferred embodiment, controlling chip 3 is specially complex programmable logic device (CPLD).
Specifically, the control chip 3 of the application can select CPLD (Complex Programmable Logic
Device, Complex Programmable Logic Devices), have many advantages, such as that flexible in programming, integrated level are high and it is short to design and develop the period.When
So, the application can also select other kinds of control chip, and the application is not particularly limited herein.
As a kind of preferred embodiment, signal adapter 1 is specially shift register.
Specifically, the signal adapter 1 of the application can select shift register, to realize that parallel data is converted to serially
Data flow.
As a kind of preferred embodiment, BMC 2 is also used to the content of status register on the VR chip by operation irregularity
It is recorded in BMC log, in order to which administrative staff pass through the working condition of BMC log analysis exception VR chip.
Further, the BMC 2 of the application can with the status register on the VR chip of read work exception, and by its
The content record of status register is in BMC log, to make administrative staff by checking that BMC log analysis goes out exception VR chip
Working condition, such as analyze abnormal VR chip and over-voltage or overcurrent or excess temperature abnormal conditions occur.
It further include on any of the above-described kind of server master board the present invention also provides a kind of server, including multiple VR chips
The monitoring device of VR chip.
The introduction of server provided by the present application please refers to the embodiment of above-mentioned monitoring device, and the application is not done especially herein
Restriction.
It should also be noted that, in the present specification, relational terms such as first and second and the like be used merely to by
One entity or operation are distinguished with another entity or operation, without necessarily requiring or implying these entities or operation
Between there are any actual relationship or orders.Moreover, the terms "include", "comprise" or its any other variant meaning
Covering non-exclusive inclusion, so that the process, method, article or equipment for including a series of elements not only includes that
A little elements, but also including other elements that are not explicitly listed, or further include for this process, method, article or
The intrinsic element of equipment.In the absence of more restrictions, the element limited by sentence "including a ...", is not arranged
Except there is also other identical elements in the process, method, article or apparatus that includes the element.
The foregoing description of the disclosed embodiments enables those skilled in the art to implement or use the present invention.
Various modifications to these embodiments will be readily apparent to those skilled in the art, as defined herein
General Principle can be realized in other embodiments without departing from the spirit or scope of the present invention.Therefore, of the invention
It is not intended to be limited to the embodiments shown herein, and is to fit to and the principles and novel features disclosed herein phase one
The widest scope of cause.
Claims (8)
1. the monitoring device of VR chip on a kind of server master board characterized by comprising
The signal adapter being connect respectively with voltages multiple on server master board conversion VR chip, in real time by multiple VR
The alter signal step-by-step that chip exports one by one is converted to serial data stream;
The baseboard management controller BMC connecting respectively with the output end of the signal adapter and multiple VR chips, is used for
When read on the serial data stream have bit for low level when, determine the work of low level bit corresponding VR chip
Occur extremely, and the working condition abnormal with determination of the status register on the VR chip of read work exception immediately.
2. the monitoring device of VR chip on server master board as described in claim 1, which is characterized in that the monitoring device also wraps
It includes:
The control chip being connect respectively with the signal adapter and the BMC, for monitoring each bit of the serial data stream
Position is delivered to weigh monitoring when low level to the BMC when having read bit.
3. the monitoring device of VR chip on server master board as claimed in claim 2, which is characterized in that the control chip tool
Body is used to monitor each bit of the serial data stream, the serial number that will be read at this time when reading bit and being low level
It stores according to stream into internal register, while exporting interrupt signal to the BMC, in order to which the BMC is immediately from the inside
The serial data stream just kept is read in register.
4. the monitoring device of VR chip on server master board as claimed in claim 2, which is characterized in that the control chip tool
Body is used to monitor each bit of the serial data stream, the serial number that will be read at this time when reading bit and being low level
The BMC is directly inputted into according to stream.
5. the monitoring device of VR chip on server master board as claimed in claim 2, which is characterized in that the control chip tool
Body is complex programmable logic device (CPLD).
6. the monitoring device of VR chip on server master board as claimed in claim 5, which is characterized in that the signal adapter
Specially shift register.
7. the monitoring device of VR chip on server master board as claimed in any one of claims 1 to 6, which is characterized in that described
BMC is also used to the content record of status register on the VR chip by operation irregularity in BMC log, in order to which administrative staff are logical
Cross the working condition of the BMC log analysis exception VR chip.
8. a kind of server, which is characterized in that further include such as the described in any item clothes of claim 1-7 including multiple VR chips
The monitoring device of VR chip on business device mainboard.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810966942.3A CN109101402A (en) | 2018-08-23 | 2018-08-23 | The monitoring device and server of VR chip on a kind of server master board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810966942.3A CN109101402A (en) | 2018-08-23 | 2018-08-23 | The monitoring device and server of VR chip on a kind of server master board |
Publications (1)
Publication Number | Publication Date |
---|---|
CN109101402A true CN109101402A (en) | 2018-12-28 |
Family
ID=64851029
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810966942.3A Pending CN109101402A (en) | 2018-08-23 | 2018-08-23 | The monitoring device and server of VR chip on a kind of server master board |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109101402A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110764585A (en) * | 2019-09-12 | 2020-02-07 | 苏州浪潮智能科技有限公司 | Universal independent BMC board card |
CN113325938A (en) * | 2021-05-28 | 2021-08-31 | 山东英信计算机技术有限公司 | Server power supply line short circuit positioning system, method and device |
CN114327993A (en) * | 2022-03-14 | 2022-04-12 | 苏州浪潮智能科技有限公司 | Equipment fault diagnosis system and fault diagnosis method |
CN114721852A (en) * | 2022-03-29 | 2022-07-08 | 苏州浪潮智能科技有限公司 | Power management system and management method |
CN114880187A (en) * | 2022-04-30 | 2022-08-09 | 苏州浪潮智能科技有限公司 | Method, device and medium for monitoring abnormal state of VR chip |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130132757A1 (en) * | 2011-11-23 | 2013-05-23 | Inventec Corporation | Power-on controlling method and system thereof |
CN106527646A (en) * | 2016-11-04 | 2017-03-22 | 郑州云海信息技术有限公司 | PMBUS-based mainboard power management method |
CN106708234A (en) * | 2016-12-28 | 2017-05-24 | 郑州云海信息技术有限公司 | Method and device for monitoring states of power supplies of system on basis of CPLD |
CN106802877A (en) * | 2017-02-20 | 2017-06-06 | 郑州云海信息技术有限公司 | A kind of PG signal control methods and device |
-
2018
- 2018-08-23 CN CN201810966942.3A patent/CN109101402A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130132757A1 (en) * | 2011-11-23 | 2013-05-23 | Inventec Corporation | Power-on controlling method and system thereof |
CN106527646A (en) * | 2016-11-04 | 2017-03-22 | 郑州云海信息技术有限公司 | PMBUS-based mainboard power management method |
CN106708234A (en) * | 2016-12-28 | 2017-05-24 | 郑州云海信息技术有限公司 | Method and device for monitoring states of power supplies of system on basis of CPLD |
CN106802877A (en) * | 2017-02-20 | 2017-06-06 | 郑州云海信息技术有限公司 | A kind of PG signal control methods and device |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110764585A (en) * | 2019-09-12 | 2020-02-07 | 苏州浪潮智能科技有限公司 | Universal independent BMC board card |
CN110764585B (en) * | 2019-09-12 | 2021-02-02 | 苏州浪潮智能科技有限公司 | Universal independent BMC board card |
CN113325938A (en) * | 2021-05-28 | 2021-08-31 | 山东英信计算机技术有限公司 | Server power supply line short circuit positioning system, method and device |
CN114327993A (en) * | 2022-03-14 | 2022-04-12 | 苏州浪潮智能科技有限公司 | Equipment fault diagnosis system and fault diagnosis method |
CN114721852A (en) * | 2022-03-29 | 2022-07-08 | 苏州浪潮智能科技有限公司 | Power management system and management method |
CN114721852B (en) * | 2022-03-29 | 2024-06-28 | 苏州浪潮智能科技有限公司 | Power management system and management method |
CN114880187A (en) * | 2022-04-30 | 2022-08-09 | 苏州浪潮智能科技有限公司 | Method, device and medium for monitoring abnormal state of VR chip |
CN114880187B (en) * | 2022-04-30 | 2024-06-28 | 苏州浪潮智能科技有限公司 | Method, device and medium for monitoring abnormal state of VR chip |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109101402A (en) | The monitoring device and server of VR chip on a kind of server master board | |
EP2899556B1 (en) | Semiconductor device and battery voltage monitoring device | |
CN103376400B (en) | Chip detecting method and chip | |
CN110515802A (en) | A kind of monitoring method, system and the associated component of server booting failure | |
CN208188815U (en) | BMC module system | |
CN104598364A (en) | Method for monitoring power consumption of load equipment in server system | |
CN100383544C (en) | Method and apparatus for real-time monitoring level signal | |
CN110046118A (en) | A kind of compartment system of PCIE device, method and server system | |
US8271816B2 (en) | System and method for statistics recording of power devices | |
CN107992169A (en) | A kind of Server Extension system | |
CN109388526A (en) | A kind of control circuit and the method for resetting operation | |
CN204331374U (en) | A kind of multichannel analog amount output module | |
CN110096291A (en) | Power management chip upgrades circuit, method and the network equipment | |
CN103529285B (en) | A kind of testing apparatus of automated detection PCIE device power consumption | |
CN104035018A (en) | Voltage self-adaptive adjustment circuit and chip | |
CN107153456A (en) | OTG connections control method, OTG connection control devices and electronic equipment | |
CN110471811B (en) | Control system applied to input/output interface configuration | |
CN109765819A (en) | A kind of FPGA and its interface conversion circuit | |
CN110018938A (en) | A kind of hardware ID identification device, method and server system | |
CN204009881U (en) | A kind of PCIE board with monitoring function | |
CN104021050A (en) | Server | |
CN109032986A (en) | A kind of drive system and driving debugging system of PCIE link | |
CN108959026A (en) | A kind of method of accurate monitoring RAID card | |
CN116794493A (en) | Device, system and method for testing connection interface by transmitting instruction through circuit board circuit | |
CN203535111U (en) | Test device for PCIE device power consumption automation detection |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20181228 |