CN108988300B - Self-power-off circuit structure of notebook power circuit and control method - Google Patents

Self-power-off circuit structure of notebook power circuit and control method Download PDF

Info

Publication number
CN108988300B
CN108988300B CN201810592858.XA CN201810592858A CN108988300B CN 108988300 B CN108988300 B CN 108988300B CN 201810592858 A CN201810592858 A CN 201810592858A CN 108988300 B CN108988300 B CN 108988300B
Authority
CN
China
Prior art keywords
power
chip
tube
pmos tube
pmos
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810592858.XA
Other languages
Chinese (zh)
Other versions
CN108988300A (en
Inventor
解超
李萌
张磊
王振群
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong Chaoyue CNC Electronics Co Ltd
Original Assignee
Shandong Chaoyue CNC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shandong Chaoyue CNC Electronics Co Ltd filed Critical Shandong Chaoyue CNC Electronics Co Ltd
Priority to CN201810592858.XA priority Critical patent/CN108988300B/en
Publication of CN108988300A publication Critical patent/CN108988300A/en
Application granted granted Critical
Publication of CN108988300B publication Critical patent/CN108988300B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H7/00Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
    • H02H7/18Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for batteries; for accumulators
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J9/00Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting
    • H02J9/04Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting in which the distribution system is disconnected from the normal source and connected to a standby source

Landscapes

  • Business, Economics & Management (AREA)
  • Emergency Management (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Power Sources (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

The invention relates to a self-power-off circuit structure and a control method of a notebook power circuit, which comprises a charging management chip, wherein the charging management chip is connected with a power chip, the power chip is connected with an electric control chip, the power-on control chip is connected with a system mainboard and a starting button, and a power-off control circuit is arranged between the power chip and the power-on control chip; the power-off control circuit comprises an NMOS (N-channel metal oxide semiconductor) tube and a PMOS (P-channel metal oxide semiconductor) tube, wherein the source electrode of the PMOS tube is connected with the LD0 power supply end of the power chip, the grid electrode of the PMOS tube is connected with the LD0 power supply end of the power chip through a pull-up resistor, the grid electrode of the PMOS tube is connected with the drain electrode of the NMOS tube, the source electrode of the NMOS tube is grounded, the grid electrode of the NMOS tube is connected with the first end of a pull-down resistor, and the second end of the pull-; the drain electrode of the PMOS tube is connected with the EC end of the electric control chip; a diode is arranged between the source electrode and the drain electrode of the NMOS tube; and a diode is arranged between the source electrode and the drain electrode of the PMOS tube.

Description

Self-power-off circuit structure of notebook power circuit and control method
Technical Field
The invention belongs to the technical field of circuit design, relates to a self-power-off circuit structure and a control method, and particularly relates to a self-power-off circuit structure and a control method of a notebook power circuit. By adopting the self-power-off circuit structure and the control method, the static power consumption of the notebook computer can be effectively reduced, and the service life of the battery is prolonged.
Background
With the continuous development and progress of the electronic technology level and the continuous pursuit of people on the living standard, the notebook computer is used as a portable computer and is applied to people in various industries.
It is known that when a notebook is stored for a long time, due to the static power consumption of the notebook and the very limited battery capacity, the battery of the notebook is too much discharged to work normally.
In addition, battery over-discharge also compromises battery life. Therefore, in order to prolong the service time of the battery in the shutdown state of the notebook computer and prevent the battery from damaging the service life caused by over-discharge, the prior art is always dedicated to reducing the static power consumption of the notebook computer. However, the prior art does not effectively solve the technical problem. This is a disadvantage of the prior art.
Therefore, aiming at the defects in the prior art, the self-power-off circuit structure and the control method of the notebook power circuit are provided; it is very necessary to solve the defects existing in the prior art.
Disclosure of Invention
The present invention is directed to a notebook power circuit self-power-off circuit structure and a control method thereof, which are designed to solve the above-mentioned technical problems.
In order to achieve the purpose, the invention provides the following technical scheme:
a notebook power circuit self-power-off circuit structure comprises a charging management chip, and is characterized in that the charging management chip is connected with a power chip, the power chip is connected with an electrifying control chip, the electrifying control chip is connected with a system mainboard and a starting button, and a power-off control circuit is arranged between the power chip and the electrifying control chip;
the power-off control circuit comprises an NMOS (N-channel metal oxide semiconductor) tube and a PMOS (P-channel metal oxide semiconductor) tube, wherein the source electrode of the PMOS tube is connected to the LD0 power supply end of the power chip, the grid electrode of the PMOS tube is connected to the LD0 power supply end of the power chip through a pull-up resistor, the grid electrode of the PMOS tube is also connected to the drain electrode of the NMOS tube, the source electrode of the NMOS tube is grounded, the grid electrode of the NMOS tube is connected to the first end of a pull-down resistor, and the second end of the pull-;
the drain electrode of the PMOS tube is connected with the EC end of the electric control chip;
a diode is arranged between the source electrode and the drain electrode of the NMOS tube, the anode of the diode is connected to the source electrode of the NMOS tube, and the cathode of the diode is connected to the drain electrode of the NMOS tube;
and a diode is arranged between the source electrode and the drain electrode of the PMOS tube, the anode of the diode is connected to the drain electrode of the PMOS tube, and the cathode of the diode is connected to the source electrode of the PMOS tube.
Preferably, when the charging management chip is connected with the adapter, the second end of the pull-down resistor is connected to the power supply end of the adapter through the first resistor and is grounded through the second resistor; the NMOS tube is conducted, the grid electrode of the PMOS tube is pulled down, the PMOS tube is conducted, the electric control chip is powered on, and the DIS signal is pulled high.
Preferably, when the charging management chip is only connected with the lithium battery, the start button is operated, the operation signal is sent to the upper control chip, the upper control chip pulls the DIS signal low, the NMOS tube is disconnected, the grid electrode of the PMOS tube is pulled high, the PMOS tube is disconnected, and the upper control chip is powered off.
Preferably, the specific operation of operating the startup key is that the startup key is pressed for no more than 1 second; to distinguish from on/off operations.
A self-power-off control method of a notebook computer power circuit comprises the following steps:
s1: determining the power supply of the charging management chip, if the power supply of the charging management chip contains adapter power supply, going to step S2, if the power supply of the charging management chip only has lithium battery, going to step S3;
s2: the power-off control circuit is conducted, and the power-on control chip is powered on; and goes to step S1;
s3: the power-off control circuit is disconnected, and the power-on control chip is powered off; and proceeds to step S1.
Preferably, in step S2, the charging management chip is connected to the adapter, a second end of the pull-down resistor is connected to the power supply end of the adapter through a first resistor, and the pull-down resistor is grounded through a second resistor; the NMOS tube is conducted, the grid electrode of the PMOS tube is pulled down, the PMOS tube is conducted, the electric control chip is powered on, and the DIS signal is pulled high.
Preferably, in step S3, the charging management chip is only connected to the lithium battery, the power-on button is operated, and the operation signal is sent to the upper control chip, and the upper control chip pulls the DIS signal low, the NMOS transistor is turned off, the gate of the PMOS transistor is pulled high, the PMOS transistor is turned off, and the upper control chip is turned off.
Preferably, the specific operation of operating the startup key is that the startup key is pressed for no more than 1 second; to distinguish from on/off operations.
The power-on control chip has the beneficial effects that by adopting the technical scheme provided by the invention, when the adapter is adopted for supplying power, the power-on control chip can be controlled to be powered on through the circuit of the invention; when the power is supplied by only adopting the lithium battery, namely the notebook is stored in the last time, the DIS signal is pulled down by the power-on control chip by operating the starting button, so that the power of the power-on control chip is cut off; the static power consumption of the notebook computer is reduced, and the service time of the battery in the optical-mechanical state is prolonged.
In addition, the invention has reliable design principle, simple structure and very wide application prospect.
Therefore, compared with the prior art, the invention has prominent substantive features and remarkable progress, and the beneficial effects of the implementation are also obvious.
Drawings
Fig. 1 is a structural diagram of a self-power-off circuit of a notebook power circuit provided by the invention.
Fig. 2 is a circuit diagram of the power-off control circuit of the adapter of fig. 1 when power is supplied.
Fig. 3 is a circuit diagram of the power-off control circuit of fig. 1 when only the lithium battery is powered.
The system comprises a charging management chip 1, a power supply chip 2, a power-on control chip 3, a system mainboard 4, a power-on button 5, a power-off control circuit 6, an NMOS transistor 6.1, a PMOS transistor 6.2, a pull-up resistor 6.3, a pull-down resistor 6.4, a diode 6.5, a first resistor 6.6, a second resistor 6.7, an adapter power supply end 6.8, an adapter 7 and a lithium battery 8.
Detailed Description
The present invention will be described in detail below with reference to the accompanying drawings by way of specific examples, which are illustrative of the present invention and are not limited to the following embodiments.
Example 1:
as shown in fig. 1 to 3, the notebook power supply circuit self-power-off circuit structure provided by the present invention includes a charging management chip 1, the charging management chip 1 is connected with a power supply chip 2, the power supply chip 2 is connected with a power-on control chip 3, the power-on control chip 3 is connected with a system motherboard 4 and a power-on button 5, and a power-off control circuit 6 is further disposed between the power supply chip 2 and the power-on control chip 3;
the power-off control circuit 6 comprises an NMOS tube 6.1 and a PMOS tube 6.2, a diode 6.5 is arranged between a source electrode and a drain electrode of the NMOS tube 6.1, the anode of the diode is connected to the source electrode of the NMOS tube 6.1, and the cathode of the diode is connected to the drain electrode of the NMOS tube 6.1; a diode 6.5 is arranged between the source electrode and the drain electrode of the PMOS tube 6.2, the anode of the diode is connected to the drain electrode of the PMOS tube 6.2, and the cathode of the diode is connected to the source electrode of the PMOS tube 6.2; the source electrode of the PMOS tube 6.2 is connected to the LD0 power supply end of the power supply chip 2, the grid electrode of the PMOS tube 6.2 is connected to the LD0 power supply end of the power supply chip through a pull-up resistor 6.3, the grid electrode of the PMOS tube 6.2 is also connected to the drain electrode of the NMOS tube 6.1, the source electrode of the NMOS tube 6.1 is grounded, the grid electrode of the NMOS tube 6.1 is connected to the first end of a pull-down resistor 6.4, and the second end of the pull-down resistor 6.4 is connected to the DIS signal end of the power-on control chip 3;
the drain electrode of the PMOS tube 6.2 is connected with the EC end of the electric control chip 3;
when the charging management chip 1 is connected with the adapter 7, the second end of the pull-down resistor 6.4 is connected to the power supply end of the adapter through the first resistor 6.6 and is grounded through the second resistor 6.7; the NMOS tube 6.1 is conducted, the grid electrode of the PMOS tube 6.2 is pulled down, the PMOS tube 6.2 is conducted, the power-on control chip is powered on, and the DIS signal is pulled up.
When the charging management chip 1 is only connected with the lithium battery 8, operating the starting button, wherein the specific operation of operating the starting button is that the starting button is pressed for no more than 1 second; to distinguish from a power on/off operation; and the operation signal is sent to an upper electric control chip, the upper electric control chip pulls the DIS signal low, the NMOS tube is disconnected, the grid electrode of the PMOS tube is pulled high, the PMOS tube is disconnected, and the upper electric control chip is powered off.
Example 2:
the embodiment provides a notebook computer power supply circuit self-power-off control method, which comprises the following steps:
s1: determining the power supply of the charging management chip, if the power supply of the charging management chip contains adapter power supply, going to step S2, if the power supply of the charging management chip only has lithium battery, going to step S3;
s2: the power-off control circuit is conducted, and the power-on control chip is powered on; and goes to step S1; the charging management chip is connected with the adapter, and the second end of the pull-down resistor is connected to the power supply end of the adapter through a first resistor and is grounded through a second resistor; the NMOS tube is conducted, the grid electrode of the PMOS tube is pulled down, the PMOS tube is conducted, the electric control chip is powered on, and the DIS signal is pulled high.
S3: the power-off control circuit is disconnected, and the power-on control chip is powered off; and goes to step S1; the charging management chip is only connected with the lithium battery, and the starting button is operated, wherein the specific operation of operating the starting button is that the starting button is pressed for no more than 1 second; to distinguish from a power on/off operation; and the operation signal is sent to an upper electric control chip, the upper electric control chip pulls the DIS signal low, the NMOS tube is disconnected, the grid electrode of the PMOS tube is pulled high, the PMOS tube is disconnected, and the upper electric control chip is powered off.
The above disclosure is only for the preferred embodiments of the present invention, but the present invention is not limited thereto, and any non-inventive changes that can be made by those skilled in the art and several modifications and amendments made without departing from the principle of the present invention shall fall within the protection scope of the present invention.

Claims (4)

1. A notebook power circuit self-power-off circuit structure comprises a charging management chip, and is characterized in that the charging management chip is connected with a power chip, the power chip is connected with an electrifying control chip, the electrifying control chip is connected with a system mainboard and a starting button, and a power-off control circuit is arranged between the power chip and the electrifying control chip;
the power-off control circuit comprises an NMOS (N-channel metal oxide semiconductor) tube and a PMOS (P-channel metal oxide semiconductor) tube, wherein the source electrode of the PMOS tube is connected to the LD0 power supply end of the power chip, the grid electrode of the PMOS tube is connected to the LD0 power supply end of the power chip through a pull-up resistor, the grid electrode of the PMOS tube is also connected to the drain electrode of the NMOS tube, the source electrode of the NMOS tube is grounded, the grid electrode of the NMOS tube is connected to the first end of a pull-down resistor, and the second end of the pull-;
the drain electrode of the PMOS tube is connected with the EC end of the electric control chip;
a diode is arranged between the source electrode and the drain electrode of the NMOS tube, the anode of the diode is connected to the source electrode of the NMOS tube, and the cathode of the diode is connected to the drain electrode of the NMOS tube;
a diode is arranged between the source electrode and the drain electrode of the PMOS tube, the anode of the diode is connected to the drain electrode of the PMOS tube, and the cathode of the diode is connected to the source electrode of the PMOS tube;
when the charging management chip is connected with the adapter, the second end of the pull-down resistor is connected to the power supply end of the adapter through the first resistor and is grounded through the second resistor; the NMOS tube is conducted, the grid electrode of the PMOS tube is pulled down, the PMOS tube is conducted, the electric control chip is powered on, and the DIS signal is pulled up;
when the charging management chip is only connected with the lithium battery, the starting button is operated, the operation signal is sent to the upper electric control chip, the DIS signal is pulled down by the upper electric control chip, the NMOS tube is disconnected, the grid electrode of the PMOS tube is pulled up, the PMOS tube is disconnected, and the upper electric control chip is powered off.
2. The self-power-off circuit structure of the power supply circuit of the notebook computer as claimed in claim 1, wherein the specific operation of operating the power-on button is that the power-on button is pressed for no more than 1 second.
3. A self-power-off control method of a notebook computer power circuit comprises the following steps:
s1: determining the power supply of the charging management chip, if the power supply of the charging management chip contains adapter power supply, going to step S2, if the power supply of the charging management chip only has lithium battery, going to step S3;
s2: the power-off control circuit is conducted, and the power-on control chip is powered on; and goes to step S1;
s3: the power-off control circuit is disconnected, and the power-on control chip is powered off; and goes to step S1;
the power-off control circuit comprises an NMOS (N-channel metal oxide semiconductor) tube and a PMOS (P-channel metal oxide semiconductor) tube, wherein the source electrode of the PMOS tube is connected to the LD0 power supply end of the power chip, the grid electrode of the PMOS tube is connected to the LD0 power supply end of the power chip through a pull-up resistor, the grid electrode of the PMOS tube is also connected to the drain electrode of the NMOS tube, the source electrode of the NMOS tube is grounded, the grid electrode of the NMOS tube is connected to the first end of a pull-down resistor, and the second end of the pull-;
the drain electrode of the PMOS tube is connected with the EC end of the electric control chip;
a diode is arranged between the source electrode and the drain electrode of the NMOS tube, the anode of the diode is connected to the source electrode of the NMOS tube, and the cathode of the diode is connected to the drain electrode of the NMOS tube;
a diode is arranged between the source electrode and the drain electrode of the PMOS tube, the anode of the diode is connected to the drain electrode of the PMOS tube, and the cathode of the diode is connected to the source electrode of the PMOS tube;
in step S2, the charging management chip is connected to the adapter, and a second end of the pull-down resistor is connected to the power supply end of the adapter through a first resistor and grounded through a second resistor; the NMOS tube is conducted, the grid electrode of the PMOS tube is pulled down, the PMOS tube is conducted, the electric control chip is powered on, and the DIS signal is pulled up;
in step S3, the charging management chip is only connected to the lithium battery, the power-on button is operated, and the operation signal is sent to the power-on control chip, and the power-on control chip pulls down the DIS signal, turns off the NMOS transistor, pulls up the gate of the PMOS transistor, turns off the PMOS transistor, and turns off the power of the power-on control chip.
4. The method as claimed in claim 3, wherein the operation of the power button is performed for no more than 1 second when the power button is pressed.
CN201810592858.XA 2018-06-11 2018-06-11 Self-power-off circuit structure of notebook power circuit and control method Active CN108988300B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810592858.XA CN108988300B (en) 2018-06-11 2018-06-11 Self-power-off circuit structure of notebook power circuit and control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810592858.XA CN108988300B (en) 2018-06-11 2018-06-11 Self-power-off circuit structure of notebook power circuit and control method

Publications (2)

Publication Number Publication Date
CN108988300A CN108988300A (en) 2018-12-11
CN108988300B true CN108988300B (en) 2020-04-03

Family

ID=64540150

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810592858.XA Active CN108988300B (en) 2018-06-11 2018-06-11 Self-power-off circuit structure of notebook power circuit and control method

Country Status (1)

Country Link
CN (1) CN108988300B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112527133A (en) * 2020-12-02 2021-03-19 维沃移动通信有限公司 Touch control pen
CN112925386A (en) * 2021-03-01 2021-06-08 西安超越申泰信息科技有限公司 Equipment power supply system, power supply method and notebook computer

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103105921B (en) * 2013-01-30 2016-08-31 山东超越数控电子有限公司 A kind of method reducing lithium battery static power consumption under laptop shutdown state
CN104702258B (en) * 2015-03-23 2017-09-26 曲保章 With establishing electromechanical source switch on controllable function by cable
CN105811502B (en) * 2016-03-22 2018-12-04 深圳天邦达科技有限公司 A kind of modified lithium battery group management circuit based on OZ8952 chip
CN106505720A (en) * 2016-11-15 2017-03-15 深圳天珑无线科技有限公司 A kind of on-off circuit and terminal unit for solving shutdown electric leakage

Also Published As

Publication number Publication date
CN108988300A (en) 2018-12-11

Similar Documents

Publication Publication Date Title
JP3150567U (en) Electronic device that reduces power consumption when computer motherboard shuts down
JP3974510B2 (en) Computer apparatus, power management method, and program
EP2267575A2 (en) Electronic device for reducing power consumption of computer motherboard and motherboard thereof
US11188135B2 (en) Battery controller, electronic device, battery pack, and battery controlling method
CN102147652A (en) Shut-down energy-saving system and shut-down energy-saving method
CN103105921A (en) Method for reducing lithium battery static power consumption under laptop shutdown state
CN109840006B (en) Main control chip power supply device
US9880610B2 (en) Power supplying method, power supplying system, and electronic device
CN108988300B (en) Self-power-off circuit structure of notebook power circuit and control method
CN105487638A (en) Electronic circuit system and power consumption reducing method thereof
CN103576816A (en) Startup and shutdown control circuit
US8897044B2 (en) Electronic device having complete power-saving mechanism
CN107357403A (en) A kind of computer power power-off and power down protection system
CN101727167B (en) power switching circuit
CN101625588B (en) Supply circuit of PWM controller
TW201308063A (en) Energy saving management circuit
US9954359B2 (en) Power supply circuit and power supply method
CN112256120A (en) Protection circuit and electronic device
CN103543816A (en) Power on/off circuit power supply management method capable of realizing shutdown zero power consumption
CN110928392A (en) Power supply control device and electronic apparatus
CN101887530B (en) Switching device provided with a battery data card and implementation method of power conservation
US8572414B2 (en) Power supply system of electronic device with improved power saving in S5 state
CN213043666U (en) Low-power consumption standby electronic equipment
CN105204403A (en) Clock circuit, power supply control method based on clock circuit and air conditioner
CN112394804A (en) Power supply regulation and control device, computer system and related power supply regulation and control method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant