CN108958453A - Low-power-consumption access method and device for register file - Google Patents
Low-power-consumption access method and device for register file Download PDFInfo
- Publication number
- CN108958453A CN108958453A CN201810715133.5A CN201810715133A CN108958453A CN 108958453 A CN108958453 A CN 108958453A CN 201810715133 A CN201810715133 A CN 201810715133A CN 108958453 A CN108958453 A CN 108958453A
- Authority
- CN
- China
- Prior art keywords
- register
- data
- write
- access
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3243—Power saving in microcontroller unit
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
The invention discloses a low-power-consumption access method and a low-power-consumption access device for a register file, wherein each register is divided in advance, a data state register for marking whether data is 0 or not is added for each register body, and control signals for writing 0 and reading 0 are added for an access port; intercepting an access request of each individual access port of the register, if the access request is write, increasing write 0 control on the basis of the write-in mode of the original register, and writing 0 control into the register when the data in the register is not 0 and updating the corresponding data state register to be in a non-0 state; if the access request is read, the read 0 control is added to the original register reading mode, and the content of the register is not read during the read 0 control, and the corresponding data output port is directly cleared from 0. The invention can reduce unnecessary register access, thereby reducing the power consumption of register file access.
Description
Technical field
The present invention relates to the low power technologies of the register file in micro-processor architecture, and in particular to a kind of deposit
The low-power consumption access method and device of device heap.
Background technique
Register file is mainly used for operand storage in the microprocessor, by the way that these data are stored in microprocessor core
In the register file of on piece, memory access number is effectively reduced, while reducing delay when reading corresponding data, avoids memory access bring
Energy consumption, to have the function that improve performance or reduce power consumption.But since frequent data access and data are wide
Degree is wider, so that register file power consumption is higher, and there are energy dissipations caused by invalid write operation.For example, certain architectures
In, general register can with 64 and the access of 32 two ways, when being accessed in a manner of 32, general register it is high by 32
Position clear 0, when continuously accessing the register in a manner of 32, the read-write to high 32 is exactly extra.Therefore, how to optimize by
The register file power consumption caused by frequent data access and data width are wider, and reduce energy caused by invalid write operation
Amount waste, at a key technical problem urgently to be resolved.
Summary of the invention
The technical problem to be solved in the present invention: in view of the above problems in the prior art, a kind of low function of register file is provided
Access method and device are consumed, the present invention can reduce unnecessary register access, to reduce register file access power consumption.
In order to solve the above-mentioned technical problem, the technical solution adopted by the present invention are as follows:
A kind of low-power consumption access method of register file, implementation steps include:
1) each register is carried out in advance seperated, be that increase by one to be used for flag data be 0 or non-zero for every individual of register
Data mode register, increase separately for the access port of every individual of register and write the control signal of 0 and reading 0, and posting
Its corresponding control signal is effective when storage actual access data invalid；
2) it intercepts and captures the access request of register access port and judges the type of access request, if the type of access request is
It writes, then jumps execution step 3)；If the type of access request is to read, execution step 4) is jumped；
3) data write operation is carried out to register, increases on the basis of the writing mode of original register and write 0 control, writes 0
0 is written to register when the data of control in a register are not 0 and corresponding data mode register is updated to non-zero shape
State；
4) data read operation is carried out to register, when increasing in original register read mode and read 0 control, and reading 0 control
The content of register is not read, directly by corresponding data output port directly clear 0.
Preferably, when each register being carried out seperated in step 1), register is divided into the width 2 of registerNDivided by
Register minimum access granularity 2MIndividual.
Preferably, in register actual access data invalid, its corresponding control signal is effectively specifically in step 1)
Refer to: for write operation, when accessing data width is 128bit, the every individual of register is all write non-zero, is accessing data width
When 64bit, corresponding two individual of the high 64bit of register writes 0, corresponding two individual of low 64bit write it is non-zero, it is wide in access data
When degree is 32bit, corresponding 3 individual of the high 96bit of register all writes 0, and low 32bit corresponding body is write non-zero；For read operation, behaviour
The data for making to need just read the content of which body in which register, remaining register is to read 0 operation.
Preferably, the detailed step of step 3) includes:
3.1) judge whether the data write operation carried out to register is effective, jumped if invalid and execute step 3.5), otherwise
It jumps and executes step 3.2)；
3.2) judge that whether the write operation to every individual of register is to write 0 operation, then jumps execution step if it is 0 operation is write
3.3), step 3.4) is executed else if then jumping for non-write 0 operation；
3.3) judge whether the data in corresponding register are 0, if it is 0 then not to register access, data and data mode
Content of registers remains unchanged, and jumps and executes step 3.5)；Otherwise, it executes and writes 0 operation, and only data in a register are not
To register write-in 0 when being 0, corresponding data status register is updated to 1, jumps and executes step 3.5)；
3.4) judge whether the data in corresponding register are 0, write data into register, while data shape if it is 0
State register write 0 jumps and executes step 3.5)；If it is non-zero, register, while data mode register are write data into
It remains unchanged, jumps and execute step 3.5)；
3.5) end register accesses, and exits.
Preferably, the detailed step of step 4) includes:
4.1) judge whether the data read operation carried out to every individual of register is effective, jumps execution step if invalid
4.5) it, otherwise jumps and executes step 4.2)；
4.2) whether the read operation for judging individual every to register is to read 0 operation, then jumps execution step if it is the operation of reading 0
4.3) it, otherwise jumps and executes step 4.4)；
4.3) content of registers is not read, directly by corresponding data output port directly clear 0, jumps and executes step 4.5)；
4.4) data are read from register, are then output to corresponding data-out port；
4.5) end register accesses, and exits.
The present invention also provides a kind of low-power consumption access mechanisms of register file, comprising:
Register fission program unit, it is seperated in advance carrying out each register, it is that every individual of register increases by one
It is 0 or non-zero data mode register for flag data, the access port for every individual of register increases separately and writes 0
With the control signal for reading 0, and its corresponding control signal is effective in register actual access data invalid；
Access request intercepts and captures program unit, for intercepting and capturing the access request of register access port and judging the class of access request
Type jumps execution step 3) if the type of access request is to write；If the type of access request is to read, execution is jumped
Step 4)；
Write operation program unit, for carrying out data write operation to register, in the base of the writing mode of original register
Increase on plinth and write 0 control, writes when the data of 0 control in a register are not 0 to register write-in 0 and by corresponding data state
Register is updated to non-zero state；
Read operation program unit increases in original register read mode for carrying out data read operation to register
0 control is read, and reads not reading the content of register when 0 control, directly by corresponding data output port directly clear 0.
The present invention also provides a kind of low-power consumption access mechanisms of register file, the microprocessor including having register file,
The microprocessor is programmed to perform the step of low-power consumption access method of register file of the present invention.
Compared to the prior art, the present invention have it is following the utility model has the advantages that the present invention original register access mode base
On plinth, increase writes 0 control unit and reads 0 control unit, to register access data type and register storing data type
It being detected, corresponding data type and being stored in register the types of data when by detecting to the access of register,
To eliminate the unnecessary access write in 0 operation, and 0 operating process of reading to register continuously write in 0, register is reduced not
Necessary access, to reduce the access power consumption of register file.
Detailed description of the invention
Fig. 1 is the basic procedure schematic diagram of present invention method.
Specific embodiment
As shown in Figure 1, the implementation steps of the low-power consumption access method of register file include: in the present embodiment
1) each register is carried out in advance seperated, be that increase by one to be used for flag data be 0 or non-zero for every individual of register
Data mode register, increase separately for the access port of every individual of register and write the control signal of 0 and reading 0, and posting
Its corresponding control signal is effective when storage actual access data invalid；In the present embodiment, data mode register represents when being 1
The data of storage are 0, and it is non-zero that the data of storage are represented when being 0.
2) it intercepts and captures the access request of register access port and judges the type of access request, if the type of access request
To write, then execution step 3) is jumped；If the type of access request is to read, execution step 4) is jumped；
3) data write operation is carried out to register, increases on the basis of the writing mode of original register and write 0 control, writes 0
0 is written to register when the data of control in a register are not 0 and corresponding data mode register is updated to non-zero shape
State；
4) data read operation is carried out to register, when increasing in original register read mode and read 0 control, and reading 0 control
The content of register is not read, directly by corresponding data output port directly clear 0.
In the present embodiment, when each register being carried out seperated in step 1), register is divided into the width 2 of registerN
Divided by the minimum access granularity 2 of registerMIndividual.For example, register width is 128bit, and minimum access data granularity is
32bit is then segmented into 4 individuals.
In the present embodiment, in step 1) in every individual actual access data invalid of register its corresponding control signal
Effectively specifically refer to: for write operation, when accessing data width is 128bit, all bodies of register all write it is non-zero, in access number
According to width be 64bit when, two individuals of the corresponding register of high 64bit of register write 0, and low 64bit corresponds to register
Two individuals write it is non-zero, access data width be 32bit when, the body of corresponding 3 registers of the high 96bit of register all writes 0,
The corresponding register write of low 32bit is non-zero；For read operation, which the data for operating needs just read in which body of register
The content of the corresponding register of individual, remaining register are to read 0 operation.For example, data are carried out with the instruction of element index, it is corresponding
Operand in index signal difference, in different bodies, if element size be 8bit, then can only be in 128bit data
One of [127:96], [95:64], [63:32] and [31:0] four kinds of situations, then corresponding body is read non-zero, and remaining body reads 0.
Referring to Fig. 1, the detailed step of step 3) includes:
3.1) judge whether the data write operation carried out to register is effective, jumped if invalid and execute step 3.5), otherwise
It jumps and executes step 3.2)；
3.2) judge whether the write operation to every individual of register is to write 0 operation (to sentence by corresponding 0 control signal of writing
It is disconnected), execution step 3.3) is then jumped if it is 0 operation is write, else if executing step 3.4) to jump if non-write 0 operation；
3.3) judge whether the data in corresponding register are that 0(is judged by data mode register), if it is 0
Register access, data and data status register contents are not remained unchanged, jumps and execute step 3.5)；Otherwise, it executes
0 operation is write, and to register write-in 0 when only data in a register are not 0, corresponding data status register is updated to 1, jumps
Turn to execute step 3.5)；
3.4) judge whether the data in corresponding register are 0, write data into register, while data shape if it is 0
State register write 0 jumps and executes step 3.5)；If it is non-zero, register, while data mode register are write data into
It remains unchanged, jumps and execute step 3.5)；
3.5) end register accesses, and exits.
Referring to Fig. 1, the detailed step of step 4) includes:
4.1) judge whether the data read operation carried out to every individual of register is effective, jumps execution step if invalid
4.5) it, otherwise jumps and executes step 4.2)；
4.2) judge whether the read operation to register is to read 0 operation, then jumps if it is the operation of reading 0 and executes step 4.3), it is no
It then jumps and executes step 4.4)；
4.3) content of registers is not read, directly by corresponding data output port directly clear 0, jumps and executes step 4.5)；
4.4) data are read from register, are then output to corresponding data-out port；
4.5) end register accesses, and exits.
The low-power consumption access method of register file on the basis of original register access mode, write by increase in the present embodiment
0 control unit of 0 control unit and reading, detects register access data type and register storing data type, leads to
Corresponding data type and it is stored in register the types of data when crossing detection to the access of register, is continuously write with eliminating
The unnecessary access write in 0 operation, and 0 operating process of reading to register in 0, reduces the unnecessary access of register,
To reduce the access power consumption of register file.
The present embodiment also provides a kind of low-power consumption access mechanism of register file, comprising:
Register fission program unit, it is seperated in advance carrying out each register, it is that every individual of register increases by one
It is 0 or non-zero data mode register for flag data, increases separately for the access port of the every individual of register and write 0 He
0 control signal is read, and its corresponding control signal is effective in the every individual actual access data invalid of register；
Access request intercepts and captures program unit, for intercepting and capturing the access request of register access port and judging the class of access request
Type jumps execution step 3) if the type of access request is to write；If the type of access request is to read, execution is jumped
Step 4)；
Write operation program unit, for carrying out data write operation to register, in the base of the writing mode of original register
Increase on plinth and write 0 control, writes when the data of 0 control in a register are not 0 to register write-in 0 and by corresponding data state
Register is updated to non-zero state；
Read operation program unit increases in original register read mode for carrying out data read operation to register
0 control is read, and reads not reading the content of register when 0 control, directly by corresponding data output port directly clear 0.
The present embodiment also provides a kind of low-power consumption access mechanism of register file, the micro process including having register file
The step of device, which is programmed to perform the low-power consumption access method of the present embodiment aforementioned register heap.
The above is only a preferred embodiment of the present invention, protection scope of the present invention is not limited merely to above-mentioned implementation
Example, all technical solutions belonged under thinking of the present invention all belong to the scope of protection of the present invention.It should be pointed out that for the art
Those of ordinary skill for, several improvements and modifications without departing from the principles of the present invention, these improvements and modifications
It should be regarded as protection scope of the present invention.
Claims (7)
1. a kind of low-power consumption access method of register file, it is characterised in that implementation steps include:
1) each register is carried out in advance seperated, be that increase by one to be used for flag data be 0 or non-zero for every individual of register
Data mode register, increase separately for the access port of every individual of register and write the control signal of 0 and reading 0, and posting
Its corresponding control signal is effective when storage actual access data invalid；
2) it intercepts and captures the access request of register access port and judges the type of access request, if the type of access request is
It writes, then jumps execution step 3)；If the type of access request is to read, execution step 4) is jumped；
3) data write operation is carried out to register, increases on the basis of the writing mode of original register and write 0 control, writes 0
0 is written to register when the data of control in a register are not 0 and corresponding data mode register is updated to non-zero shape
State；
4) data read operation is carried out to register, when increasing in original register read mode and read 0 control, and reading 0 control
The content of register is not read, directly by corresponding data output port directly clear 0.
2. the low-power consumption access method of register file according to claim 1, which is characterized in that posted in step 1) by each
When storage carries out seperated, register is divided into the width 2 of registerNDivided by register minimum access granularity 2MIndividual.
3. the low-power consumption access method of register file according to claim 1, which is characterized in that in register in step 1)
Its corresponding control signal effectively specifically refers to when actual access data invalid: for write operation, being in access data width
When 128bit, the every individual of register all write it is non-zero, access data width be 64bit when, the high 64bit corresponding two of register
Individual writes 0, and corresponding two individual of low 64bit is write non-zero, and when accessing data width is 32bit, the high 96bit of register is corresponding
3 individual all write 0, low 32bit corresponding body is write non-zero；For read operation, the data for operating needs are just read in which register
The content of which body, remaining register are to read 0 operation.
4. the low-power consumption access method of register file according to claim 1, which is characterized in that the detailed step of step 3)
Include:
3.1) judge whether the data write operation carried out to register is effective, jumped if invalid and execute step 3.5), otherwise
It jumps and executes step 3.2)；
3.2) judge that whether the write operation to each register of register is to write 0 operation, then jumps execution if it is 0 operation is write
Step 3.3) executes step 3.4) else if then jumping for non-write 0 operation；
3.3) judge whether the data in corresponding register are 0, if it is 0 then not to register access, data and data shape
State content of registers remains unchanged, and jumps and executes step 3.5)；Otherwise, it executes and writes 0 operation, and only data in a register
To register write-in 0 when not being 0, corresponding data status register is updated to 1, jumps and executes step 3.5)；
3.4) judge whether the data in corresponding register are 0, write data into register, while data shape if it is 0
State register write 0 jumps and executes step 3.5)；If it is non-zero, register, while data mode register are write data into
It remains unchanged, jumps and execute step 3.5)；
3.5) end register accesses, and exits.
5. the low-power consumption access method of register file according to claim 1, which is characterized in that the detailed step of step 4)
Include:
4.1) judge whether the data read operation carried out to every individual of register is effective, jumps execution step if invalid
4.5) it, otherwise jumps and executes step 4.2)；
4.2) judge whether the read operation to register is to read 0 operation, then jumps if it is the operation of reading 0 and executes step 4.3), it is no
It then jumps and executes step 4.4)；
4.3) content of registers is not read, directly by corresponding data output port directly clear 0, jumps and executes step 4.5)；
4.4) data are read from register, are then output to corresponding data-out port；
4.5) end register accesses, and exits.
6. a kind of low-power consumption access mechanism of register file, characterized by comprising:
Register fission program unit, it is seperated in advance carrying out each register, it is that every individual of register increases by one
It is 0 or non-zero data mode register for flag data, the access port for every individual of register increases separately and writes 0
With the control signal for reading 0, and its corresponding control signal is effective in register actual access data invalid；
Access request intercepts and captures program unit, for intercepting and capturing the access request of register access port and judging the class of access request
Type jumps execution step 3) if the type of access request is to write；If the type of access request is to read, execution is jumped
Step 4)；
Write operation program unit, for carrying out data write operation to register, in the base of the writing mode of original register
Increase on plinth and write 0 control, writes when the data of 0 control in a register are not 0 to register write-in 0 and by corresponding data state
Register is updated to non-zero state；
Read operation program unit increases in original register read mode for carrying out data read operation to register
0 control is read, and reads not reading the content of register when 0 control, directly by corresponding data output port directly clear 0.
7. a kind of low-power consumption access mechanism of register file, the microprocessor including having register file, which is characterized in that described
Microprocessor is programmed to perform the step of low-power consumption access method of any one of Claims 1 to 5 register file.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810715133.5A CN108958453B (en) | 2018-07-03 | 2018-07-03 | Low-power-consumption access method and device for register file |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810715133.5A CN108958453B (en) | 2018-07-03 | 2018-07-03 | Low-power-consumption access method and device for register file |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108958453A true CN108958453A (en) | 2018-12-07 |
| CN108958453B CN108958453B (en) | 2020-06-05 |
Family
ID=64485280
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810715133.5A Active CN108958453B (en) | 2018-07-03 | 2018-07-03 | Low-power-consumption access method and device for register file |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108958453B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1390417A (en) * | 1999-09-21 | 2003-01-08 | (美国)捷迅公司 | Reduced hardware network adapter and communication method |
| CN1588552A (en) * | 2004-09-16 | 2005-03-02 | 联合信源数字音视频技术（北京）有限公司 | Control device and method for double speed dynamic random access storage with asynchronous buffer |
| CN103425460A (en) * | 2013-08-20 | 2013-12-04 | 复旦大学 | Writing back and discarding method of low-power-consumption register file |
| CN103455283A (en) * | 2013-08-19 | 2013-12-18 | 华中科技大学 | Hybrid storage system |
| US20160111157A1 (en) * | 2008-02-05 | 2016-04-21 | Iii Holdings 1, Llc | Method for reading a third-dimensional embedded re-writeable non-volatile memory and registers |
| CN105653472A (en) * | 2015-12-31 | 2016-06-08 | 北京中科晶上科技有限公司 | Buffer-assisted vector register file buffering method |
| CN106055068A (en) * | 2015-04-10 | 2016-10-26 | 株式会社东芝 | Sensor data collecting device |
| CN108139911A (en) * | 2015-10-22 | 2018-06-08 | 德州仪器公司 | In the same execution packet of vliw processor specification is performed using having ready conditions for the instruction for expansion slot of having ready conditions |
-
2018
- 2018-07-03 CN CN201810715133.5A patent/CN108958453B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1390417A (en) * | 1999-09-21 | 2003-01-08 | (美国)捷迅公司 | Reduced hardware network adapter and communication method |
| CN1588552A (en) * | 2004-09-16 | 2005-03-02 | 联合信源数字音视频技术（北京）有限公司 | Control device and method for double speed dynamic random access storage with asynchronous buffer |
| US20160111157A1 (en) * | 2008-02-05 | 2016-04-21 | Iii Holdings 1, Llc | Method for reading a third-dimensional embedded re-writeable non-volatile memory and registers |
| CN103455283A (en) * | 2013-08-19 | 2013-12-18 | 华中科技大学 | Hybrid storage system |
| CN103425460A (en) * | 2013-08-20 | 2013-12-04 | 复旦大学 | Writing back and discarding method of low-power-consumption register file |
| CN106055068A (en) * | 2015-04-10 | 2016-10-26 | 株式会社东芝 | Sensor data collecting device |
| CN108139911A (en) * | 2015-10-22 | 2018-06-08 | 德州仪器公司 | In the same execution packet of vliw processor specification is performed using having ready conditions for the instruction for expansion slot of having ready conditions |
| CN105653472A (en) * | 2015-12-31 | 2016-06-08 | 北京中科晶上科技有限公司 | Buffer-assisted vector register file buffering method |
Non-Patent Citations (1)
| Title |
|---|
| 李由: "GPON OLT数据缓存管理的设计与实现", 《中国优秀硕士学位论文全文数据库》 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108958453B (en) | 2020-06-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107357666B (en) | Multi-core parallel system processing method based on hardware protection | |
| CN103235760B (en) | High usage NorFLASH memory interface chip based on CLB bus | |
| CN109952567B (en) | Method and apparatus for bypassing internal caches of advanced DRAM memory controllers | |
| CN102033734B (en) | Data processing engine | |
| KR100395756B1 (en) | Cache memory and microprocessor using this cache memory | |
| CN103514053A (en) | Shared-memory-based method for conducting communication among multiple processes | |
| CN104021109A (en) | Technique for communicating interrupts in a computer system | |
| CN101458725B (en) | Microcontroller chip and debug method thereof | |
| CN103116551A (en) | Nor FLASH memory interface module applied to configurable logic block (CLB) bus | |
| KR102590180B1 (en) | Apparatus and method for managing qualification metadata | |
| CN103052942A (en) | Alignment control | |
| Jing et al. | Energy-efficient eDRAM-based on-chip storage architecture for GPGPUs | |
| CN105677245B (en) | A method of SSD service life is improved based on service life equilibrium WL multithreading | |
| CN102467446A (en) | Processor chip emulator capable of setting program pointer value | |
| CN101329647A (en) | Emulator of emulation in-chip FLASH | |
| WO2020191549A1 (en) | Soc chip, method for determination of hotspot function and terminal device | |
| CN101164035B (en) | Power saving methods and apparatus to selectively enable comparators in a cam renaming register file based on known processor state | |
| US8209472B2 (en) | Data writing method for flash memory and control circuit and storage system using the same | |
| CN108958453A (en) | Low-power-consumption access method and device for register file | |
| CN102063271B (en) | State machine based write back method for external disk Cache | |
| CN111459562A (en) | Improved system and method for switching sleep mode based on RISC-V architecture | |
| CN111381881A (en) | AHB (advanced high-performance bus) interface-based low-power-consumption instruction caching method and device | |
| CN103389893A (en) | Read-write method and device for configuration register | |
| CN105404591A (en) | Processor system and storer control method for same | |
| CN102722446B (en) | Dynamic recorder for local memory access model for stream processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |