CN108880545A - Offset foreground calibration circuit and method for comparator of pipeline analog-to-digital converter - Google Patents
Offset foreground calibration circuit and method for comparator of pipeline analog-to-digital converter Download PDFInfo
- Publication number
- CN108880545A CN108880545A CN201810737733.1A CN201810737733A CN108880545A CN 108880545 A CN108880545 A CN 108880545A CN 201810737733 A CN201810737733 A CN 201810737733A CN 108880545 A CN108880545 A CN 108880545A
- Authority
- CN
- China
- Prior art keywords
- comparator
- value
- switch
- resistance
- digital converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
A maladjustment foreground calibration circuit and method for an analog-digital converter comparator of an assembly line comprises a current source I1 and an adjustable resistor string unit array, wherein the adjustable resistor string unit array comprises N adjustable resistor string units RES L1-RES L N, the current source I1 and the adjustable resistor string units RES L1-RES L N are sequentially connected between a power supply VDD and the ground in series, the adjustable resistor string units RES L1-RES L N are identical in structure and adjustable in resistance, each adjustable resistor string unit comprises 4 fine tuning resistors R1-R4, 5 switches SW 1-SW 5, 1 two-way switch DSW, a comparator COMP, an ACCU, a threshold decision device THR and a bidirectional shift register SHREG.
Description
Technical field
The present invention relates to integrated circuit fields, be a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit and
Method is mainly used in low-power consumption assembly line a/d converter.
Background technique
In the design of production line analog-digital converter, the parasitic inductance of the device mismatch as caused by process deviation and switch
The imbalance of capacitor can all make comparator imbalance, seriously affect the performance of analog-digital converter.It generally can by increasing device size
Seriously increased with reducing its imbalance but will lead to power consumption, therefore how to reduce comparator imbalance in the case where not increasing power consumption to be
One of the research emphasis of current pipeline Design of A/D Converter.
Traditional comparator imbalance calibration mainly uses analogy method, measures the offset voltage of comparator, normal work in advance
Comparator is compensated using the offset voltage measured when making.But this calibration method can introduce additional during the sampling period
Time delay reduces the sample frequency of converter.
In recent years there is the digital calibrating method of many comparator imbalance calibrations, but it is quiet mainly all to concentrate on solution comparator
State offset error, and the dynamic offset error of comparator can not then be solved.
Summary of the invention
Technology of the invention solves the problems, such as：It overcomes the deficiencies of the prior art and provide one kind and is not increasing analog circuit function
Reduce the foreground digital calibration circuit and calibration method of the imbalance of comparator sound state in the case where consumption.
The technical solution of the invention is as follows：
A kind of production line analog-digital converter comparator imbalance Foreground calibration circuit, including：Current source I1 and adjustable resistance string
Cell array, adjustable resistance string location array includes that N number of structure is identical and the adjustable adjustable resistance string location RESL1 of resistance value~
RESLN is sequentially connected in series current source I1 and adjustable resistance string location RESL1~RESLN between power vd D and ground, by can
It adjusts the access resistance value of resistance string unit R ESL1~RESLN to be adjusted and then finely tunes the offset voltage of comparator.
The quantity N of adjustable resistance string location is equal to the digit of pipelining-stage in production line analog-digital converter.
Adjustable resistance string location include 4 semifixed resistor R1~R4,5 switch SW1~SW5,1 either-or switch DSW,
Comparator COMP, accumulator ACCU, threshold value decision device THR and bidirectional shift register SHREG；
In each adjustable resistance string location, R1~R4 head and the tail have been followed in series to form adjustable resistance ladder main body, resistance
R1 mono- terminates switch SW1, and the other end and the junction resistance R2 meet switch SW2, and the junction resistance R2 and R3 connects switch SW3, resistance
The junction R3 and R4 meets switch SW4, another termination SW5 of resistance R4；The one end to connect with resistance is removed, switch SW1~SW5's is another
One end is connected to the anode of comparator COMP, and comparator COMP negative terminal meets the output of either-or switch DSW, either-or switch DSW
Input be respectively connected to analog signal input VINAnd the junction R2, R3；
The output of comparator COMP connects the input of accumulator ACCU, and the output of accumulator ACCU connects threshold value decision device THR's
Input, the output of threshold value decision device THR connect the input of bidirectional shift register SHREG, and bidirectional shift register SHREG control is opened
The on-off of SW1~SW5 is closed, and then adjusts the access resistance value of adjustable resistance string location.
Switch SW1~SW5 is opening state in one and only one switch of synchronization.
When the value that bidirectional shift register SHREG exports control signal is 1, corresponding switch is opened.
The value of the comparison voltage of access comparator COMP is adjusted by resistance R1~R4 and switch SW1~SW5.
The resistance value of resistance R1~R4 is identical.
The output of comparator COMP connects the input of accumulator ACCU, if comparator output 1 when work, accumulator is in original
Have on the basis of value plus 1, if comparator output 0, accumulator keeps initial value constant.
The output of accumulator ACCU connects the input of threshold value decision device THR, and value when work such as in accumulator is sentenced greater than threshold value
The certainly value in device, then threshold value decision device output 1, on the contrary then export 0.
A kind of calibration method realized based on the production line analog-digital converter comparator imbalance Foreground calibration circuit, step
It is as follows：
(1) it first sets bidirectional shift register SHREG to<10000>, either-or switch DSW connect semifixed resistor R2,
The mid-point voltage of R3；
(2) value in accumulator ACCU is emptied；
(3) output comparator COMP's as a result, if it is 1, adds up 1 in accumulator ACCU；
(4) 2 are carried outMSecondary comparison, M are circulation number of comparisons；
(5) 2 are completedMIt is secondary more afterwards by the value P in accumulator ACCU with the threshold value that is set in advance in threshold comparator THR
Q compares, if P is more than or equal to threshold value Q, terminates comparison procedure, enters step (6) later；
If the value P in accumulator is less than threshold value Q, bidirectional shift register SHREG is moved to right one, that is, is set as<
01000>, then proceed to repeat step 3,4, until the value in bidirectional shift register SHREG is<00001>, enter step later
Suddenly (6)；
(6) either-or switch DSW is switched into input VIN, and keep the value in bidirectional shift register constant, i.e. SW1~
SW5 state is constant, to complete to calibrate；
(7) start analog-to-digital conversion work.
The present invention has the beneficial effect that compared with prior art：
(1) present invention can not only calibration comparator static offset error, while also can calibration comparator dynamic imbalance
Error.
(2) it is four that the present invention, which divides traditional divider resistance one, for finely tuning the offset voltage of comparator, and is not introduced into additional
Quiescent dissipation, especially suitable for low power dissipation design.
(3) present invention uses Foreground calibration, works in analog-digital converter initial power-on, will not influence the normal work of converter
Make.
(4) calibration accuracy of the present invention depends on the number that circulation compares, and circulation number of comparisons is more, and comparator loses after calibration
Adjust voltage smaller.
(5) calibration accuracy can be adjusted flexibly in the present invention according to converter design demand, and technology is portable strong.
(6) the main calibration module of the present invention is digital module, compared with traditional analog calibration method, chip occupying area
It is small.
Detailed description of the invention
Fig. 1 is resistance string array schematic diagram in conventional pipelining-stage；
Fig. 2 is pipelining-stage transfer characteristic curve ideally and the pipelining-stage transfer characteristic song there are comparator imbalance
Line compares figure；
Fig. 3 is electrical block diagram of the present invention；
Fig. 4 is the method for the present invention flow chart；
Fig. 5 is the integral error schematic diagram of converter when present invention calibration is not used；
Fig. 6 is the integral error schematic diagram using converter when present invention calibration.
Specific embodiment
Below in conjunction with the drawings and specific embodiments, the present invention is described in detail.
As shown in Figure 1, resistance string array is generally only made of resistance in conventional pipelining-stage.Current source and resistance string battle array in figure
Column generate corresponding comparison voltage, are sent into comparator and input V with analog signalinAfter generate corresponding thermometer-code, so
Coding unit is sent into afterwards to be encoded.Ideally, res1~res8 resistance is equal, and resistance string array should generate
Comparison voltage Vn1~Vn8 of spacing.But integrated circuit technology error will lead to res1~res8 resistance and differ, therefore compare
Compared with spacing practical between voltage Vn1~Vn8 and unequal, comparator can generate imbalance and even lose code phenomenon (such as in such cases
Shown in Fig. 2, dotted line is pipelining-stage transfer characteristic curve ideally, and solid line is that there are the transfers of the pipelining-stage of comparator imbalance
Characteristic curve).
As shown in figure 3, production line analog-digital converter comparator imbalance Foreground calibration circuit proposed by the present invention includes electric current
Source I1 and adjustable resistance string location array, adjustable resistance string location array include N number of adjustable resistance string location RESL1~RESLN,
Current source I1 and adjustable resistance string location RESL1~RESLN, adjustable resistance string location are sequentially connected in series between power vd D and ground
The structure of RESL1~RESLN is identical and resistance value is adjustable, and then finely tunes the offset voltage of comparator.
The quantity N of adjustable resistance string location is equal to the digit of pipelining-stage in production line analog-digital converter.Adjustable resistance string list
Member includes 4 semifixed resistor R1~R4,5 switch SW1~SW5,1 either-or switch DSW, comparator COMP, accumulator
ACCU, threshold value decision device THR and bidirectional shift register SHREG；
In each adjustable resistance string location, R1~R4 head and the tail have been followed in series to form adjustable resistance ladder main body, resistance
R1 mono- terminates switch SW1, and the other end and the junction resistance R2 meet switch SW2, and the junction resistance R2 and R3 connects switch SW3, resistance
The junction R3 and R4 meets switch SW4, another termination SW5 of resistance R4；The one end to connect with resistance is removed, switch SW1~SW5's is another
One end is connected to the anode of comparator COMP, and comparator COMP negative terminal meets the output of either-or switch DSW, either-or switch DSW
Input be respectively connected to analog signal input VINAnd the junction R2, R3；
If comparator input anode voltage is greater than input negative terminal voltage, 1 is exported, it is on the contrary then export 0.Comparator COMP
Output connect the input of accumulator ACCU, when work such as comparator output 1, then accumulator on the basis of original value plus 1, such as than
Compared with device output 0, then accumulator then keeps initial value constant.The output of accumulator ACCU connects the input of threshold value decision device THR, when work
If the value in accumulator is greater than the value in threshold value decision device, then threshold value decision device output 1, on the contrary then export 0.Threshold value decision device
The output of THR connects the input of bidirectional shift register SHREG, and bi-directional shift is posted in this case, it is five, and initial value is<
10000>, when work such as threshold value decision device value is 1, then bidirectional shift register is moved to right one (i.e. in bidirectional shift register
Value be<01000>), if threshold value decision device value is 0, then remain unchanged.Bidirectional shift register SHREG control switch SW1~
The on-off of SW5.When the value of its corresponding position control signal of bidirectional shift register is 1, corresponding switch is opened.
Such as：If the value in bidirectional shift register is<10000>, then have and only SW1 be open, if two-way
Value in shift register is<00100>, then have and only SW3 be open.Pass through resistance R1~R4 and switch SW1~SW5
The value of the comparison voltage of adjustable access comparator.The resistance value of resistance R1~R4 is identical.
Fig. 4 is the flow chart of comparator imbalance calibration.Specific step is as follows：
(1) it first sets bidirectional shift register SHREG1 to (after the completion of chip electrification reset)<10000>, alternative
Switch DSW1 connects the mid-point voltage of R2, R3；
(2) value in accumulator ACCU1 is emptied；
(3) output comparator COMP1's as a result, if it is 1, adds up 1 in accumulator ACCU1；
(4) 2 are carried outMSecondary comparison, M are circulation number of comparisons；
(5) 2 are completedMIt is secondary more afterwards by the value P in accumulator ACCU with the threshold value that is set in advance in threshold comparator THR
Q compares, if P is more than or equal to threshold value Q, terminates comparison procedure, enters step (6) later；
If the value P in accumulator is less than threshold value Q, bidirectional shift register SHREG is moved to right one, that is, is set as<
01000>, then proceed to repeat step 3,4, until the value in bidirectional shift register SHREG is<00001>, enter step later
Suddenly (6)；
(6) either-or switch DSW is switched into input VIN, and keep the value in bidirectional shift register constant, i.e. SW1~
SW5 state is constant, to complete to calibrate；
(7) start normal conversion work.
Embodiment：
Circuit provided by the invention and method are calibrated for key modules comparator in production line analog-digital converter,
The offset error of comparator can be greatly reduced, while not introducing excessive power consumption.The technology has been used successfully to a certain 16 bit stream water
In first, second pipelining-stage of line analog-digital converter.Former comparator imbalance absolute value of voltage maximum value is used in ± 60mV or so
The collimation technique will recycle after number of comparisons is set as 65536, and the maximum absolute value value of offset voltage drops to ± 1mV or so.
The integral error INL of converter when the calibration method is not used, maximum value is up to 20LSB or so, as shown in Figure 5.Use the school
After quasi- method, maximum value is only 2LSB or so, as shown in Figure 6.Compared to other inventions, the present invention does not introduce when working normally
Quiescent dissipation, especially suitable for low-power consumption converter design.
The common knowledge for partly belonging to invention is not described in detail in description of the invention.
Claims (10)
1. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit, it is characterised in that including：Current source I1 and can
Resistance string cell array is adjusted, adjustable resistance string location array includes that N number of structure is identical and the adjustable adjustable resistance string location of resistance value
RESL1~RESLN is sequentially connected in series current source I1 and adjustable resistance string location RESL1~RESLN between power vd D and ground, leads to
Cross the offset voltage for the access resistance value of adjustable resistance string location RESL1~RESLN being adjusted and then being finely tuned comparator.
2. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit according to claim 1, feature exist
In：The quantity N of adjustable resistance string location is equal to the digit of pipelining-stage in production line analog-digital converter.
3. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit according to claim 1, feature exist
In：Adjustable resistance string location includes 4 semifixed resistor R1~R4,5 switch SW1~SW5,1 either-or switch DSW, compares
Device COMP, accumulator ACCU, threshold value decision device THR and bidirectional shift register SHREG；
In each adjustable resistance string location, R1~R4 head and the tail have been followed in series to form adjustable resistance ladder main body, resistance R1 mono-
Terminate switch SW1, the other end and the junction resistance R2 meet switch SW2, and the junction resistance R2 and R3 meets switch SW3, resistance R3 with
The junction R4 meets switch SW4, another termination SW5 of resistance R4；Remove the one end to connect with resistance, the other end of switch SW1~SW5
It is connected to the anode of comparator COMP, comparator COMP negative terminal connects the output of either-or switch DSW, and either-or switch DSW's is defeated
Enter to be respectively connected to analog signal input VINAnd the junction R2, R3；
The output of comparator COMP connects the input of accumulator ACCU, and the output of accumulator ACCU connects the input of threshold value decision device THR,
The output of threshold value decision device THR meets the input of bidirectional shift register SHREG, bidirectional shift register SHREG control switch SW1
The on-off of~SW5, and then adjust the access resistance value of adjustable resistance string location.
4. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit according to claim 3, feature exist
In：Switch SW1~SW5 is opening state in one and only one switch of synchronization.
5. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit according to claim 3, feature exist
In：When the value that bidirectional shift register SHREG exports control signal is 1, corresponding switch is opened.
6. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit according to claim 3, feature exist
In：The value of the comparison voltage of access comparator COMP is adjusted by resistance R1~R4 and switch SW1~SW5.
7. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit according to claim 3, feature exist
In：The resistance value of resistance R1~R4 is identical.
8. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit according to claim 3, feature exist
In：The output of comparator COMP connects the input of accumulator ACCU, if comparator output 1 when work, accumulator is in original value
On the basis of plus 1, if comparator output 0, accumulator keep initial value it is constant.
9. a kind of production line analog-digital converter comparator imbalance Foreground calibration circuit according to claim 3, feature exist
In：The output of accumulator ACCU connects the input of threshold value decision device THR, and value when work such as in accumulator is greater than in threshold value decision device
Value, then threshold value decision device output 1, on the contrary then export 0.
10. one kind is based on production line analog-digital converter comparator imbalance Foreground calibration circuit described in any one of claim 3-9
The calibration method of realization, it is characterised in that steps are as follows：
(1) it first sets bidirectional shift register SHREG to<10000>, either-or switch DSW meets semifixed resistor R2, R3
Mid-point voltage；
(2) value in accumulator ACCU is emptied；
(3) output comparator COMP's as a result, if it is 1, adds up 1 in accumulator ACCU；
(4) 2 are carried outMSecondary comparison, M are circulation number of comparisons；
(5) 2 are completedMIt is secondary more afterwards by the value P in accumulator ACCU with the threshold value Q ratio that is set in advance in threshold comparator THR
Compared with if P terminates comparison procedure, enters step (6) later more than or equal to threshold value Q；
If the value P in accumulator is less than threshold value Q, bidirectional shift register SHREG is moved to right one, that is, is set as<01000
>, then proceed to repeat step 3,4, until the value in bidirectional shift register SHREG is<00001>, (6) are entered step later；
(6) either-or switch DSW is switched into input VIN, and keep the value in bidirectional shift register constant, i.e. SW1~SW5
State is constant, to complete to calibrate；
(7) start analog-to-digital conversion work.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810737733.1A CN108880545B (en) | 2018-07-06 | 2018-07-06 | Offset foreground calibration circuit and method for comparator of pipeline analog-to-digital converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810737733.1A CN108880545B (en) | 2018-07-06 | 2018-07-06 | Offset foreground calibration circuit and method for comparator of pipeline analog-to-digital converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108880545A true CN108880545A (en) | 2018-11-23 |
| CN108880545B CN108880545B (en) | 2022-05-13 |
Family
ID=64299564
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810737733.1A Active CN108880545B (en) | 2018-07-06 | 2018-07-06 | Offset foreground calibration circuit and method for comparator of pipeline analog-to-digital converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108880545B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109921795A (en) * | 2019-01-24 | 2019-06-21 | 北京大学（天津滨海）新一代信息技术研究院 | Gradual approaching A/D converter, error correction method and device based on dual comparator |
| CN110995265A (en) * | 2019-12-26 | 2020-04-10 | 上海贝岭股份有限公司 | Automatic calibration method and system for offset error of analog-to-digital converter |
| CN111355492A (en) * | 2018-12-21 | 2020-06-30 | 瑞昱半导体股份有限公司 | Comparator and analog-digital conversion circuit |
| CN113507282A (en) * | 2021-07-07 | 2021-10-15 | 重庆吉芯科技有限公司 | Comparator threshold voltage selection circuit and method |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080158037A1 (en) * | 2006-12-29 | 2008-07-03 | Industrial Technology Research Institute | Analog-to-digital converter with calibration |
| CN101217281A (en) * | 2008-01-10 | 2008-07-09 | 复旦大学 | A double sampling two-step folded interpolating A/D converter of ultra-wideband system |
| CN101582696A (en) * | 2009-06-22 | 2009-11-18 | 中国电子科技集团公司第二十四研究所 | Single redundant bit digital correction method used for assembly line A/D converter |
| CN102006072A (en) * | 2010-11-24 | 2011-04-06 | 复旦大学 | Low-voltage and low-consumption folding and interpolating analog/digital (A/D) converter adopting grouping type T/H switch |
| US20130135128A1 (en) * | 2011-11-30 | 2013-05-30 | Mahdi Davoodabadi | Low Power High Speed A/D Converter |
| US20140002285A1 (en) * | 2012-06-27 | 2014-01-02 | Electronics And Telecommunications Research Institute | Apparatus and method for calibrating time constant, and low pass delta sigma modulation apparatus including the same |
| CN104009760A (en) * | 2013-02-21 | 2014-08-27 | 飞思卡尔半导体公司 | Low power quantizer for analog to digital converter |
| CN104300984A (en) * | 2014-10-21 | 2015-01-21 | 上海玮舟微电子科技有限公司 | Analog-digital converter and analog-digital conversion method |
| CN104348486A (en) * | 2014-11-13 | 2015-02-11 | 复旦大学 | Single-stage folding interpolation assembly line type analog-digital converter with redundancy bit |
| CN105340182A (en) * | 2013-06-27 | 2016-02-17 | 赛灵思公司 | Windowing for high-speed analog-to-digital conversion |
| CN106209099A (en) * | 2016-06-28 | 2016-12-07 | 中国电子科技集团公司第二十四研究所 | Production line analog-digital converter dynamic compensating device based on true random number sequence |
| US9813073B1 (en) * | 2017-08-22 | 2017-11-07 | Nxp B.V. | Sub-ranging SAR analog-to-digital converter with meta-stability detection and correction circuitry |
| CN107872226A (en) * | 2017-11-10 | 2018-04-03 | 中国电子科技集团公司第五十八研究所 | The charge-domain pipelined ADC calibrated using high-precision numerical model analysis |
-
2018
- 2018-07-06 CN CN201810737733.1A patent/CN108880545B/en active Active
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080158037A1 (en) * | 2006-12-29 | 2008-07-03 | Industrial Technology Research Institute | Analog-to-digital converter with calibration |
| CN101217281A (en) * | 2008-01-10 | 2008-07-09 | 复旦大学 | A double sampling two-step folded interpolating A/D converter of ultra-wideband system |
| CN101582696A (en) * | 2009-06-22 | 2009-11-18 | 中国电子科技集团公司第二十四研究所 | Single redundant bit digital correction method used for assembly line A/D converter |
| CN102006072A (en) * | 2010-11-24 | 2011-04-06 | 复旦大学 | Low-voltage and low-consumption folding and interpolating analog/digital (A/D) converter adopting grouping type T/H switch |
| US20130135128A1 (en) * | 2011-11-30 | 2013-05-30 | Mahdi Davoodabadi | Low Power High Speed A/D Converter |
| US20140002285A1 (en) * | 2012-06-27 | 2014-01-02 | Electronics And Telecommunications Research Institute | Apparatus and method for calibrating time constant, and low pass delta sigma modulation apparatus including the same |
| CN104009760A (en) * | 2013-02-21 | 2014-08-27 | 飞思卡尔半导体公司 | Low power quantizer for analog to digital converter |
| CN105340182A (en) * | 2013-06-27 | 2016-02-17 | 赛灵思公司 | Windowing for high-speed analog-to-digital conversion |
| CN104300984A (en) * | 2014-10-21 | 2015-01-21 | 上海玮舟微电子科技有限公司 | Analog-digital converter and analog-digital conversion method |
| CN104348486A (en) * | 2014-11-13 | 2015-02-11 | 复旦大学 | Single-stage folding interpolation assembly line type analog-digital converter with redundancy bit |
| CN106209099A (en) * | 2016-06-28 | 2016-12-07 | 中国电子科技集团公司第二十四研究所 | Production line analog-digital converter dynamic compensating device based on true random number sequence |
| US9813073B1 (en) * | 2017-08-22 | 2017-11-07 | Nxp B.V. | Sub-ranging SAR analog-to-digital converter with meta-stability detection and correction circuitry |
| CN107872226A (en) * | 2017-11-10 | 2018-04-03 | 中国电子科技集团公司第五十八研究所 | The charge-domain pipelined ADC calibrated using high-precision numerical model analysis |
Non-Patent Citations (2)
| Title |
|---|
| HAZRAT PATIL等: "Low power dynamic comparator for 4 — bit Flash ADC", 《2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC)》 * |
| 吴春瑜等: "一种八位并行插值型模数转换器的设计", 《辽宁大学学报(自然科学版)》 * |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111355492A (en) * | 2018-12-21 | 2020-06-30 | 瑞昱半导体股份有限公司 | Comparator and analog-digital conversion circuit |
| CN111355492B (en) * | 2018-12-21 | 2023-03-24 | 瑞昱半导体股份有限公司 | Comparator and analog-digital conversion circuit |
| CN109921795A (en) * | 2019-01-24 | 2019-06-21 | 北京大学（天津滨海）新一代信息技术研究院 | Gradual approaching A/D converter, error correction method and device based on dual comparator |
| CN109921795B (en) * | 2019-01-24 | 2023-06-09 | 北京大学（天津滨海）新一代信息技术研究院 | Successive approximation type analog-to-digital converter, error correction method and device based on double comparators |
| CN110995265A (en) * | 2019-12-26 | 2020-04-10 | 上海贝岭股份有限公司 | Automatic calibration method and system for offset error of analog-to-digital converter |
| CN110995265B (en) * | 2019-12-26 | 2024-03-08 | 上海贝岭股份有限公司 | Automatic calibration method and system for offset error of analog-to-digital converter |
| CN113507282A (en) * | 2021-07-07 | 2021-10-15 | 重庆吉芯科技有限公司 | Comparator threshold voltage selection circuit and method |
| WO2023279673A1 (en) * | 2021-07-07 | 2023-01-12 | 重庆吉芯科技有限公司 | Comparator threshold voltage selection circuit and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108880545B (en) | 2022-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108880545A (en) | Offset foreground calibration circuit and method for comparator of pipeline analog-to-digital converter | |
| CN106374930B (en) | Gradually-appoximant analog-digital converter and D conversion method based on digital calibration | |
| CN106130557B (en) | A kind of comparator imbalance voltage self-correcting positive circuit | |
| US10270459B2 (en) | DAC capacitor array, SAR analog-to-digital converter and method for reducing power consumption thereof | |
| CN109039332B (en) | Successive approximation type analog-to-digital converter and low-power-consumption switching algorithm thereof | |
| CN104283558B (en) | High-speed comparator DC maladjustment digital assistant self-calibration system and control method | |
| CN105933004B (en) | A kind of high-accuracy capacitor self calibration gradual approaching A/D converter | |
| WO2018053788A1 (en) | Dac capacitor array, sar analog-to-digital converter and method for reducing power consumption | |
| CN108055037A (en) | A kind of gradual approaching A/D converter and its Switching method | |
| CN112751565B (en) | Self-calibration on-chip reference voltage module | |
| CN108462492A (en) | A kind of correcting circuit of SAR_ADC unbalance of system voltage and bearing calibration | |
| CN108306644B (en) | Front-end circuit based on 10-bit ultra-low power consumption successive approximation type analog-to-digital converter | |
| CN109787633A (en) | The Σ Δ ADC suitable for mixed type ADC structure with chopped wave stabilizing | |
| CN104807561A (en) | Calibrating circuit and calibrating method for resistance-type temperature sensing chip | |
| CN208424341U (en) | A kind of correcting circuit of SAR_ADC unbalance of system voltage | |
| CN112953535B (en) | Gain error calibration device and method for analog-digital converter with segmented structure | |
| CN110504966B (en) | Calibration system and method of analog-to-digital converter | |
| CN109660254A (en) | A kind of resistance calibration device and method for digital analog converter | |
| CN116846391A (en) | Low-offset low-power consumption dynamic comparator based on double calibration | |
| CN112039528A (en) | Capacitor array logic control method in successive approximation analog-to-digital converter | |
| CN104753533B (en) | One kind is classified shared binary channels flow-line modulus converter | |
| CN114584149A (en) | Analog-to-digital converter | |
| CN110401444A (en) | Circuit is eliminated in the metastable detection of asynchronous clock adc circuit | |
| US20050083221A1 (en) | Method and circuit for gain and/or offset correction in a capacitor digital-to-analog converter | |
| CN110018337B (en) | Bidirectional sampling circuit, sampling method and testing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |