CN108717484B - Method and system for alleviating NBTI effect by low-switching random input waveform - Google Patents

Method and system for alleviating NBTI effect by low-switching random input waveform Download PDF

Info

Publication number
CN108717484B
CN108717484B CN201810459783.8A CN201810459783A CN108717484B CN 108717484 B CN108717484 B CN 108717484B CN 201810459783 A CN201810459783 A CN 201810459783A CN 108717484 B CN108717484 B CN 108717484B
Authority
CN
China
Prior art keywords
duty ratio
low
switching
input
random
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810459783.8A
Other languages
Chinese (zh)
Other versions
CN108717484A (en
Inventor
徐辉
李丹青
孙侠
赵前进
应健锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anhui University of Science and Technology
Original Assignee
Anhui University of Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anhui University of Science and Technology filed Critical Anhui University of Science and Technology
Priority to CN201810459783.8A priority Critical patent/CN108717484B/en
Publication of CN108717484A publication Critical patent/CN108717484A/en
Application granted granted Critical
Publication of CN108717484B publication Critical patent/CN108717484B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

The invention discloses a method and a system for relieving NBTI effect by low-switching random input waveform, which relate to the technical field of integrated circuits. The invention has the advantages that: the proposed low switching random input waveform can save up to 38.55% of dynamic power consumption and effectively satisfy the mitigation of the NBTI effect.

Description

Method and system for alleviating NBTI effect by low-switching random input waveform
Technical Field
The invention relates to the technical field of integrated circuits, in particular to a method and a system for alleviating NBTI effect by low-switching random input waveform.
Background
In integrated circuits, circuit aging caused by Negative Bias Temperature Instability (NBTI) effects becomes an important factor threatening the reliability of digital integrated circuits. Multiple-Input Vector Control (M-IVC) controls a protection circuit by Multiple sets of Input vectors.
A fixed M-IVC technique with optimal duty cycle constraint is applied to the original Input of the circuit to mitigate circuit Aging caused by NBTI effect is proposed in document [1] M-IVC: Using Multiple Input Vectors to minimum Aging-Induced Delay (Asian Test symposium. IEEE,2009:437 442.) and document [2] Applying Multiple Input Vectors to co-optimal time imaging and leakage (Microelectronics Journal,2012,43(11):838 and 847.). Circuit aging using pseudo-Random Scan input Vectors applied to the original inputs of a circuit to mitigate the effects of NBTI is proposed In the document [3] NBTI hybridization Method by Inputting Random Scan-In Vectors In Standard Time (Ieice Transactions on fundamental of Electronics Communications & computers Sciences,2014, E97.A (7): 1483) and 1491 ]. The advantages of the two technologies are comprehensively considered in a document [4] integrated circuit NBTI aging mitigation technology research based on double-constraint M-IVC (combined fertilizer industry university, 2017), the M-IVC technology with double constraints of the optimal duty ratio and randomness is provided, and the NBTI effect mitigation is effectively improved.
In the document [1]][2]The proposed input vector waveform has the least switching times and the least dynamic power consumption, but the deviation between the duty ratio theoretical value and the actual propagation value is not considered, so that the effect of relieving the NBTI effect is influenced. In document [3]The proposed pseudo-random scan input vector has obvious synergistic power consumption and anti-aging effect in a low-frequency circuit, but dynamic power consumption generated in a high-frequency circuit linearly increases along with frequency, and the low power consumption aspect shows that a user catches one's elbow, as shown in figure 1, the input vector controls a waveform, T1、T2、T3The number of hopping times in the 3 input vector periods is 18, and the switching frequency is high, so that the power consumption is high. In document [4]]The optimal duty ratio and randomness double-constrained M-IVC input waveform provided in the method effectively improves the alleviation of the NBTI effect, but as the vector waveform randomly takes a switching point according to the duty ratio, as shown in FIG. 2, the input vector control waveform has 16 hopping times in 3 input vector periods, and the switching frequency is more, so that the larger dynamic power consumption is brought.
Disclosure of Invention
The invention aims to solve the technical problem that the minimum power consumption and the influence of NBTI effect on the reliability of an integrated circuit cannot be simultaneously met.
The invention solves the technical problems through the following technical scheme, and the specific technical scheme is as follows:
a method of low switching random input waveform mitigating NBTI effects, comprising:
step 1: initializing;
step 2: calculating a duty ratio through a duty ratio calculator, and storing the duty ratio into a duty ratio memory;
and step 3: the controller sends a first instruction to fetch the duty ratio value D pointed by the address counter from the duty ratio memoryiAnd the duty ratio value D is setiSending to a computing unit ALU for latching and storing;
and 4, step 4: generating a random low level switching point through a primitive polynomial random number generator LFSR, and inputting the low level switching point into a computing unit ALU;
and 5: sending a third instruction to the computing unit ALU through the controller, and generating a low switching random input waveform of an ith input end of the functional circuit through the computing unit ALU;
step 6: sending the low switching random input waveform to the position corresponding to the address counter in the LPCRW combined buffer;
and 7: subtracting 1 from the address of the address counter, and judging the value of the address counter; if the address counter value is not 0, the steps 3-6 are circulated; when the address counter is 0, resetting the address counter to an initial value to prepare for low-switching random input waveform generation at the input end of the next group of functional circuits;
and 8: acquiring low-switching random input waveforms of all input ends of the functional circuit, and storing the low-switching random input waveforms into an LPCRW combined memory;
and step 9: and under the condition that the controller sends a fourth instruction, reading longitudinal slice vectors in the LPCRW combined memory, and sequentially and uniformly applying the longitudinal slice vectors to an input signal end of the functional circuit to realize low-switching random input waveform control.
Preferably, the initialization process of step 1 specifically includes:
when the sleep signal sleep is equal to 1, and the clock signal clk is input, the controller starts to operate, wherein the number of the functional circuits and the number of the corresponding input terminals of each functional circuit are input into the controller.
Preferably, the step 2 of calculating the duty ratio by the duty ratio calculator and storing the duty ratio into the duty ratio memory specifically comprises the following steps:
calculating the duty ratio D by a duty ratio calculatori，DiRepresents the corresponding duty cycle of the i-th input of the functional circuit, i represents the i-th input of the functional circuit; and calculating the duty ratios of the input ends of all the functional circuits, wherein the set of duty ratios is D ═ D1,D2,...,Di,...,DnAnd (i is more than or equal to 1 and less than or equal to n), and storing the duty ratio set into a duty ratio memory.
Preferably, the step 4 of generating a random low-level switching point by the primitive polynomial random number generator LFSR, and inputting the low-level switching point into the computing unit ALU specifically includes:
a second instruction is sent to the primitive polynomial random number generator LFSR by the controller to generate a random low level switching point pij，pijRepresents the switching point of the waveform in the jth period T of the ith input end of the functional circuit, and the set of the switching points of the ith input end of the functional circuit is pi＝{pi1,pi2,...,pij,...,pikJ ≦ k, k denotes a total of k periods T, j denotes a jth period T of the total of k periods T, and a set of low level switching points piTo the calculation unit ALU.
Preferably, the step of generating a low-switching random input waveform at the i-th input terminal of the functional circuit by the calculation unit ALU in step 5 is as follows:
initializing each level signal in each period T to a high level;
switching point p of randomly generated level signalijAs a starting point, the position interval in the jth period T is [ p ]ij,(pij+Di*N-1)％N]The level signal of (1) is inverted to a low level, and other level signals are kept at a high level;
and after the level signal of each period is subjected to level inversion processing, obtaining a low switching random input waveform of the ith input end of the functional circuit.
Preferably, the calculated duty cycle DiMethod (2)The method is obtained by solving based on a key path and a genetic algorithm.
Preferably, the random low-level switching point pijIs a certain position in the level signal, wherein, 1 is less than or equal to pijN, N represents the number of level signals in one period T.
Preferably, the number of k is determined according to the standby time of the functional circuit.
A system for low switching random input waveform mitigating NBTI effects, comprising: the device comprises a controller, an address counter, an LFSR, an ALU, an LPCRW combined memory, a duty ratio calculator and a functional circuit; the controller is connected to the address counter, the LFSR, the ALU, and the LPCRW combined memory, the address counter is connected to the duty ratio memory and the LPCRW combined memory, the duty ratio memory is connected to the ALU and the duty ratio calculator, the duty ratio calculator is connected to the functional circuit, the LFSR is connected to the ALU, the ALU is connected to the LPCRW combined memory, and the LPCRW combined memory is connected to the functional circuit.
Compared with the prior art, the invention has the following advantages:
the duty ratio is calculated through a duty ratio calculator and stored in a duty ratio memory, the duty ratio calculation method is obtained by solving based on a key path and a genetic algorithm, a controller controls an address counter and the duty ratio memory to obtain corresponding duty ratios, the obtained duty ratios and random switching points generated through an LFSR are sent to an ALU, a low-switching random input waveform is obtained through ALU calculation and sent to an LPCRW combined memory, a longitudinal slice vector in the LPCRW combined memory is read, and the longitudinal slice vector is sequentially and uniformly applied to an input signal end of a functional circuit; the low level signal area is obtained through random switching points and duty ratios in the ALU, other areas are kept at high level, so that the switching points are reduced, the randomness is guaranteed, the dynamic power consumption can be saved by 38.55% at most by the proposed low-switching random input waveform, and the NBTI effect can be effectively relieved.
Drawings
Fig. 1 shows waveforms of input terminals of the functional circuit of the background art document [3 ].
Fig. 2 is a waveform of an input terminal of the functional circuit of the background art document [4 ].
FIG. 3 is a schematic structural diagram of a system for mitigating NBTI effect using a low-switching random input waveform according to an embodiment of the present invention.
FIG. 4 is a waveform of the input terminal 1 of the functional circuit of the method for alleviating NBTI effect by using a low-switching random input waveform according to the embodiment of the present invention.
FIG. 5 is a waveform of the input terminal 2 of the functional circuit of the method for alleviating NBTI effect by using a low-switching random input waveform according to the embodiment of the present invention.
FIG. 6 shows waveforms of different switching points of a method for mitigating NBTI effect using a low-switching random input waveform according to an embodiment of the present invention.
Detailed Description
The following examples are given for the detailed implementation and specific operation of the present invention, but the scope of the present invention is not limited to the following examples.
As shown in fig. 3, a system for mitigating NBTI effect with low-switching random input waveform includes a controller, an address counter, an LFSR (Linear Feedback Shift Register), an ALU (arithmetic and logic unit), an LPCRW (low power cost random input waveform) combination memory, a duty ratio calculator, and a functional circuit; the controller is connected with the address counter, the LFSR, the ALU and the LPCRW combined memory, the address counter is connected with the duty ratio memory and the LPCRW combined memory, the duty ratio memory is connected with the ALU and the duty ratio calculator, the duty ratio calculator is connected with the functional circuit, the LFSR is connected with the ALU, the ALU is connected with the LPCRW combined memory, and the LPCRW combined memory is connected with the functional circuit.
The method for alleviating the NBTI effect by the system for alleviating the NBTI effect according to the low-switching random input waveform comprises the following steps:
step 1: initializing; when the sleep signal sleep is equal to 1, and the clock signal clk is input, the controller starts to operate, wherein the number of the functional circuits and the number of the corresponding input terminals of each functional circuit are input into the controller.
Step 2: calculating the duty ratio D by a duty ratio calculatori，DiRepresents the corresponding duty cycle of the i-th input of the functional circuit, i represents the i-th input of the functional circuit; and calculating the duty ratios of the input ends of all the functional circuits, wherein the set of duty ratios is D ═ D1,D2,...,Di,...,DnAnd (i is more than or equal to 1 and less than or equal to n), and storing the duty ratio set into a duty ratio memory.
And step 3: the controller sends a first instruction to fetch the duty ratio value D pointed by the address counter from the duty ratio memoryiAnd the duty ratio value D is setiSending to a computing unit ALU for latching and storing; calculating the duty ratio DiThe method is obtained by solving based on a key path and a genetic algorithm.
And 4, step 4: a second instruction is sent to the primitive polynomial random number generator LFSR by the controller to generate a random low level switching point pij，pijRepresents the switching point of the waveform in the jth period T of the ith input end of the functional circuit, and the set of the switching points of the ith input end of the functional circuit is pi＝{pi1,pi2,...,pij,...,pikJ ≦ k, k denotes a total of k periods T, j denotes a jth period T of the total of k periods T, and a set of low level switching points piSending to a computing unit ALU; random low level switching point pijIs a certain position in the level signal, wherein, 1 is less than or equal to pijN, N represents the number of level signals in one period T, and the number of k is determined according to the standby time of the functional circuit.
And 5: a third instruction is sent to the computing unit ALU by the controller to switch the point p of the level signal generated randomlyijAs a starting point, the position interval in the jth period T is [ p ]ij,(pij+Di*N-1)％N]The level signal of (1) is inverted to a low level, and other level signals are kept at a high level;
and after the level signal of each period is subjected to level inversion processing, obtaining a low switching random input waveform of the ith input end of the functional circuit.
Step 6: sending the low switching random input waveform to the position corresponding to the address counter in the LPCRW combined buffer;
and 7: subtracting 1 from the address of the address counter, and judging the value of the address counter; if the address counter value is not 0, the steps 3-6 are circulated; when the address counter is 0, resetting the address counter to an initial value to prepare for low-switching random input waveform generation at the input end of the next group of functional circuits;
and 8: acquiring low-switching random input waveforms of all input ends of the functional circuit, and storing the low-switching random input waveforms into an LPCRW combined memory;
and step 9: and under the condition that the controller sends a fourth instruction, reading longitudinal slice vectors in the LPCRW combined memory, and sequentially and uniformly applying the longitudinal slice vectors to an input signal end of the functional circuit to realize low-switching random input waveform control.
One specific example is as follows:
step 1: when a sleep signal sleep of the input control system is equal to 1, a clock signal clk is input, and the controller starts to work, wherein the number of the input ends of the functional circuits is 2, and when the sleep signal sleep is equal to 0, the controller does not work.
Step 2: the duty ratio is calculated through a duty ratio calculator, the method for calculating the duty ratio is to solve the duty ratio by adopting a key path and a genetic algorithm, the set of the solved duty ratios is D {0.3,0.8}, 2 duty ratios respectively correspond to 2 input ends, and the duty ratios are DiI denotes the duty cycle D of the ith input of the functional circuit, e.g. the 1 st input1Is 0.3, e.g. duty cycle D of 2 nd input terminal2Is 0.8.
And step 3: the controller sends out a control-1 instruction to fetch the duty ratio D corresponding to the 1 st input end pointed by the address counter from the duty ratio memory1Is 0.3, and sends the duty ratio value of 0.3 to the computing unit ALU for latching and storing;
and 4, step 4: by means of a controllerIssuing a control-2 instruction to the primitive polynomial random number generator LFSR to generate a random low level switching point pijRandom low level switching point pijRepresents the j period of the i input end, and is more than or equal to 1 and less than or equal to pijN, N representing the number of level signals in a period T, i.e. p11Random level switching points, random low level switching points p representing the 1 st period T of the 1 st input terminal11Is a certain position in the level signal, wherein, 1 is less than or equal to p11No more than 10, i.e. N is 10, the number of periods T is 3, the number of periods T is determined according to the standby time of the functional circuit, and the set of switching points of the 1 st input terminal and the 2 nd input terminal of the functional circuit generated by the primitive polynomial random number generator LFSR is p1＝ p 21,5,8, and the set of low level switching points p1、p2Sending to a computing unit ALU;
and 5: sending a control-3 instruction to a computing unit ALU through a controller, and generating a low switching random input waveform of a 1 st input end of a functional circuit through the computing unit ALU;
specifically, the calculation unit ALU initializes each level signal in each period T to a high level; taking the switching point 1 of the level signal generated randomly in the 1 st period as a starting point, and according to the formula [ p ]ij,(pij+Di*N-1)％N]Calculating, the 1 st period T1The interval of the middle position is [1, 3]]The other level signals remain high, i.e., [1,2, 3]]These three positions are set to low levels 0, [4,5,6,7,8,9,10]Set to a high level 1. According to this method, the 2 nd period T2Has a level signal of [5,6,7 ]]Is low level 0, [1,2,3,4,8,9,10]Is high level, 3 rd period T2Has a level signal of [8,9,10 ]]Low, [1,2,3,4,5,6,7 ]]After all the signals are high level and level inversion processing is carried out, a low switching random input waveform of the 1 st input end of the functional circuit is obtained, as shown in fig. 4, and as can be seen from fig. 4, the three periods only jump 4 times.
Step 6: sending the low switching random input waveform to a position corresponding to an address counter in an LPCRW combined buffer;
and 7: counting addressesSubtracting 1 from the counter address, and then circulating the steps 3-6 until the address counter is 0, and then generating the waveforms of 2 input ends of the functional circuit, namely the 1 st period T1The interval of the middle position is [1,8 ]]The other level signals remain high, i.e., [1,2,3,4,5,6,7,8]These three positions are set to low levels 0, [9,10 ]]Set to a high level 1. According to this method, the 2 nd period T2Is [5,6,7,8,9,10,1, 2]]Is low level 0, [3, 4]]Is high level, 3 rd period T3Is [8,9,10,1,2,3,4,5 ]]Is low, [6,7 ]]The waveform at the 2 nd input terminal is high as shown in fig. 5, and as can be seen from fig. 5, the three periods only make 6 transitions; after the address counter is 0, resetting the address counter to prepare for generating a low-switching random input waveform with an initial value as the input end of the next group of functional circuits;
and 8: acquiring low-switching random input waveforms of all input ends of the functional circuit, and storing the low-switching random input waveforms into an LPCRW combined memory;
and step 9: under the control-4 instruction sent by the controller, the longitudinal slice vector in the LPCRW combined memory is read and is sequentially and uniformly applied to the input signal end of the functional circuit, so that the low-switching random input waveform control is realized.
As can be seen from the above steps, the waveforms generated are different depending on the random switching point and the duty ratio, and if the number of level signals is 10 and the duty ratio is 0.3, 10 different waveforms can be generated in total, and as shown in fig. 6, the random switching points p are respectively from p-1 to p-10, and correspond to W1To W10The 10 different waveforms reduce and ensure the randomness of the switching points, thereby effectively reducing the power consumption.
In this embodiment, the ISPAS '85 and ISPAS' 89 reference circuits are selected as the experimental objects. Since the dynamic power consumption of the combinational circuit is obvious by the signal input vector, the output and input of the flip-flop in the ISCAS' 89 sequential circuit are respectively considered as the original input and output of the combinational circuit. Design Compiler of Synopsys is adopted for circuit synthesis, and gates in a circuit netlist are flattened into a format only comprising NOT gates, 2-NAND gates and 2-NOR gates. Experiment ofBased on a VS2017 experiment platform, the method is realized by adopting C + + programming. The CPU is intel core i7-8700K, main frequency 3.7GHz, six-core ten-thread processor, 8GRAM, 64-bit WIN0 operating system. Wherein, the transistor process set adopts a PTM45nm model and the power supply voltage Vdd0.9V at 378K.
Because the principle of dynamic power consumption generated by the switching action of the unit logic gate is the same, the switching power consumption of the unit logic gate is uniformly equivalent to the switching power consumption of the reverser in the experiment, and the dynamic power consumption is estimated by counting the switching times in unit time. Firstly, Hspice simulation software is adopted to carry out simulation calculation on dynamic power consumption generated by unit switch action of the inverter when the working frequency is 1GHz to obtain unit switch power consumption, then the unit power consumption is substituted into a dynamic power consumption model, and power consumption calculation generated by low-power random waveform unit time is realized through C + + program simulation.
The dynamic power consumption generated by the input vector control schemes proposed in documents [3] and [4] is realized respectively, and the obtained comparison data are shown in table 1, wherein the 1 st column in the table is part of circuits in the ISCAS '85 and ISCAS' 89 reference circuits, the 2 nd column is the number of original input terminals of the corresponding circuit, the 3 rd column and the 4 th column are the dynamic power generated by the schemes proposed in documents [3] and [4], respectively, the 5 th column is the dynamic power generated by the random waveform control of the switching random input waveform proposed herein, and the 6 th column and the 7 th column are the power consumption saving rates of the schemes herein relative to the documents [3] and [4], respectively, and are defined as follows:
R＝(P-PLPRW)/P×100％
as can be seen from the following table, the low-switching random input waveform control scheme proposed herein can save up to 30.07% of dynamic power consumption, and save 12.94% on average, compared with the dual-constrained multi-input vector control method proposed in document [3 ]. Compared with the pseudo-random scan input vector control technology proposed by the document [4], the dynamic power consumption can be saved by 38.55% at most, and the average saving is 16.96%. The above data verifies the effectiveness of the low switching random input waveform designed herein. By comparing the number of input pins in column 2 with the dynamic power saving rate, it can be seen that the dynamic power saving rate is related to the number of circuit pins (circuit scale), and as the circuit topology level deepens, the control capability of the input waveform will gradually weaken.
Figure BDA0001660596990000111
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents and improvements made within the spirit and principle of the present invention are intended to be included within the scope of the present invention.

Claims (7)

1. A method for mitigating NBTI effects in a low-switching random input waveform, comprising:
step 1: initialization: when the sleep signal sleep is equal to 1, inputting a clock signal clk, and starting the controller to work, wherein the number of the functional circuits and the number of the input ends corresponding to each functional circuit are input into the controller;
step 2: calculating a duty ratio through a duty ratio calculator, and storing the duty ratio into a duty ratio memory;
and step 3: sending a first instruction through a controller, taking out a duty ratio Di pointed by an address counter from a duty ratio memory, and sending the duty ratio Di to a computing unit ALU for latching and storing;
and 4, step 4: generating a random low level switching point through a primitive polynomial random number generator LFSR, and inputting the low level switching point into a computing unit ALU;
and 5: initializing each level signal in each period T to a high level;
level signals with a position interval [ pij, (pij + Di N-1)% N ] in a jth period T are inverted into low levels by taking a randomly generated level signal switching point pij as a starting point, and other level signals keep high levels;
after the level signal of each period is subjected to level inversion processing, a low switching random input waveform of the ith input end of the functional circuit is obtained;
step 6: sending the low switching random input waveform to the position corresponding to the address counter in the LPCRW combined buffer;
and 7: subtracting 1 from the address of the address counter, and judging the value of the address counter; if the address counter value is not 0, the steps 3-6 are circulated; when the address counter is 0, resetting the address counter to an initial value to prepare for low-switching random input waveform generation at the input end of the next group of functional circuits;
and 8: acquiring low-switching random input waveforms of all input ends of the functional circuit, and storing the low-switching random input waveforms into an LPCRW combined memory;
and step 9: and under the condition that the controller sends a fourth instruction, reading longitudinal slice vectors in the LPCRW combined memory, and sequentially and uniformly applying the longitudinal slice vectors to an input signal end of the functional circuit to realize low-switching random input waveform control.
2. The method for mitigating NBTI effect of a low switching random input waveform of claim 1, wherein the step 2 of calculating the duty ratio by the duty ratio calculator and storing the duty ratio into the duty ratio memory specifically comprises: calculating a duty ratio Di through a duty ratio calculator, wherein the Di represents the corresponding duty ratio of the ith input end of the functional circuit, and i represents the ith input end of the functional circuit; and calculating the duty ratios of the input ends of all the functional circuits, wherein the set of duty ratios is D ═ D1, D2., Di.,. Dn, and i is more than or equal to 1 and less than or equal to n, and storing the set of duty ratios into a duty ratio memory.
3. The method of claim 1, wherein the step 4 of generating the random low-level switching point by the primitive polynomial random number generator LFSR and inputting the low-level switching point into the computing unit ALU comprises: a second instruction is issued by the controller to the primitive polynomial random number generator LFSR to generate a random low level switching point pij, which represents a switching point of the waveform in the jth period T of the ith input terminal of the functional circuit, the set of switching points of the ith input terminal of the functional circuit is pi ═ { pi1, pi 2., pij.,. pik }, where 1 ≦ j ≦ k, k represents k periods T, j represents the jth period T of the total k periods T, and the set of low level switching points pi is sent to the computing unit ALU.
4. The method for mitigating NBTI effect of low-switching random input waveform of claim 2, wherein the method for calculating the duty ratio Di is solved by using a critical path and genetic algorithm.
5. The method of claim 3, wherein the random low level switching point pij is a position in the level signal, wherein 1 ≦ pij ≦ N, and N represents the number of level signals in one period T.
6. The method of claim 3, wherein the number of k is determined according to a standby time of the functional circuit.
7.A system adapted for use in the method of low switching random input waveform mitigating NBTI effects of claim 1, comprising: the device comprises a controller, an address counter, an LFSR, an ALU, an LPCRW combined memory, a duty ratio calculator and a functional circuit; the controller is connected to the address counter, the LFSR, the ALU, and the LPCRW combined memory, the address counter is connected to the duty ratio memory and the LPCRW combined memory, the duty ratio memory is connected to the ALU and the duty ratio calculator, the duty ratio calculator is connected to the functional circuit, the LFSR is connected to the ALU, the ALU is connected to the LPCRW combined memory, and the LPCRW combined memory is connected to the functional circuit.
CN201810459783.8A 2018-05-15 2018-05-15 Method and system for alleviating NBTI effect by low-switching random input waveform Active CN108717484B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810459783.8A CN108717484B (en) 2018-05-15 2018-05-15 Method and system for alleviating NBTI effect by low-switching random input waveform

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810459783.8A CN108717484B (en) 2018-05-15 2018-05-15 Method and system for alleviating NBTI effect by low-switching random input waveform

Publications (2)

Publication Number Publication Date
CN108717484A CN108717484A (en) 2018-10-30
CN108717484B true CN108717484B (en) 2022-04-19

Family

ID=63899984

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810459783.8A Active CN108717484B (en) 2018-05-15 2018-05-15 Method and system for alleviating NBTI effect by low-switching random input waveform

Country Status (1)

Country Link
CN (1) CN108717484B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101964003A (en) * 2009-07-24 2011-02-02 复旦大学 Method and device for analyzing reliability of integrated circuit
CN106452045A (en) * 2016-10-10 2017-02-22 广州视源电子科技股份有限公司 Method and device for generating PWM (pulse-width modulation) waveform in interleaved PFC (Power factor correction) circuit
CN107077893A (en) * 2014-05-29 2017-08-18 辉光能源公司 Electricity generation system and its correlation technique
CN107202951A (en) * 2017-06-05 2017-09-26 中国电子产品可靠性与环境试验研究所 NBTI degeneration detecting system on SoC pieces

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9264029B2 (en) * 2013-03-15 2016-02-16 Nanya Technology Corporation Clock cycle compensator and the method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101964003A (en) * 2009-07-24 2011-02-02 复旦大学 Method and device for analyzing reliability of integrated circuit
CN107077893A (en) * 2014-05-29 2017-08-18 辉光能源公司 Electricity generation system and its correlation technique
CN106452045A (en) * 2016-10-10 2017-02-22 广州视源电子科技股份有限公司 Method and device for generating PWM (pulse-width modulation) waveform in interleaved PFC (Power factor correction) circuit
CN107202951A (en) * 2017-06-05 2017-09-26 中国电子产品可靠性与环境试验研究所 NBTI degeneration detecting system on SoC pieces

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
基于关键路径与改进遗传算法的最佳占空比求解;徐辉 等;《传感器与微***》;20171231;第36卷(第10期);全文 *
考虑输入占空比和随机性的M-IVC缓解电路老化;易茂祥 等;《计算机辅助设计与图形学学报》;20170531;第29卷(第5期);全文 *

Also Published As

Publication number Publication date
CN108717484A (en) 2018-10-30

Similar Documents

Publication Publication Date Title
Sayal et al. A 12.08-TOPS/W all-digital time-domain CNN engine using bi-directional memory delay lines for energy efficient edge computing
JP5905243B2 (en) Integrated circuit, clock gate circuit, and method
Chang et al. A low power radix-4 booth multiplier with pre-encoded mechanism
Gupta et al. Low power probabilistic floating point multiplier design
Aloisi et al. Gated-clock design of linear-feedback shift registers
Gluzer et al. Probability-driven multibit flip-flop integration with clock gating
CN110710107A (en) Apparatus and method for reducing voltage droop due to clock latch-up
Nejat et al. Dynamic flip-flop conversion: A time-borrowing method for performance improvement of low-power digital circuits prone to variations
Korkmaz et al. Energy, performance, and probability tradeoffs for energy-efficient probabilistic CMOS circuits
Li et al. Activity-driven fine-grained clock gating and run time power gating integration
Choudhury et al. An approach for low power design of power gated finite state machines considering partitioning and state encoding together
CN108717484B (en) Method and system for alleviating NBTI effect by low-switching random input waveform
US6275969B1 (en) Common case optimized circuit structure for high-performance and low-power VLSI designs
Jin et al. M-IVC: Applying multiple input vectors to co-optimize aging and leakage
Shin et al. One-cycle correction of timing errors in pipelines with standard clocked elements
You et al. Design of low-power low-area asynchronous iterative multiplier
Murugasami et al. Performance analysis of clock pulse generators and design of low power area efficient shift register using multiplexer based clock pulse generator
Jin et al. M-IVC: Using multiple input vectors to minimize aging-induced delay
Monteiro et al. FSM decomposition by direct circuit manipulation applied to low power design
Pradhan et al. Integrated power-gating and state assignment for low power FSM synthesis
Hauck et al. Two-phase asynchronous wave-pipelines and their application to a 2D-DCT
US11934760B1 (en) Voltage impacts on delays for timing simulation
Wheeldon et al. Power proportional adder design for Internet of Things in a 65 nm process
Zhang et al. A power-configurable bus for embedded systems
WO2024025852A1 (en) Transient current management

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant