CN108562829B - Two-side clock synchronous monitoring method of line protection and double-end traveling wave distance measurement integrated device - Google Patents

Two-side clock synchronous monitoring method of line protection and double-end traveling wave distance measurement integrated device Download PDF

Info

Publication number
CN108562829B
CN108562829B CN201810261911.8A CN201810261911A CN108562829B CN 108562829 B CN108562829 B CN 108562829B CN 201810261911 A CN201810261911 A CN 201810261911A CN 108562829 B CN108562829 B CN 108562829B
Authority
CN
China
Prior art keywords
sides
host
slave
time
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810261911.8A
Other languages
Chinese (zh)
Other versions
CN108562829A (en
Inventor
徐晓春
陆金凤
谈浩
赵青春
陈玉林
李奔
朱晓彤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NR Electric Co Ltd
NR Engineering Co Ltd
Original Assignee
NR Electric Co Ltd
NR Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NR Electric Co Ltd, NR Engineering Co Ltd filed Critical NR Electric Co Ltd
Priority to CN201810261911.8A priority Critical patent/CN108562829B/en
Publication of CN108562829A publication Critical patent/CN108562829A/en
Application granted granted Critical
Publication of CN108562829B publication Critical patent/CN108562829B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/08—Locating faults in cables, transmission lines, or networks
    • G01R31/088—Aspects of digital computing

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

The invention discloses a two-side clock synchronization monitoring method of a line protection and double-end traveling wave ranging integrated device, which comprises the following steps: step 1: the host calculates the channel delay; step 2: the slave computer adjusts the sampling time according to the sampling time of the host computer; and step 3: the host calculates clock deviations on two sides of the circuit; and 4, step 4: and the host judges whether the clocks on the two sides are synchronous according to the clock deviation on the two sides. The invention can realize the synchronization of the sampling time at two sides of the double-end traveling wave distance measurement, monitor the clock deviation at two sides in real time, ensure the consistency of the clocks at two sides and improve the reliability of the double-end traveling wave distance measurement.

Description

Two-side clock synchronous monitoring method of line protection and double-end traveling wave distance measurement integrated device
Technical Field
The invention relates to a two-side clock synchronous monitoring method of a line protection and double-end traveling wave ranging integrated device.
Background
The travelling wave distance measurement method is a novel method for fault distance measurement by using current or voltage travelling waves, can effectively overcome the defects of an impedance method, and has the unique advantages of no influence of transition resistance, no influence of CT saturation, no influence of system oscillation, no influence of long-line distributed capacitance and the like, so that the travelling wave distance measurement method is widely applied to an electric power system.
The double-end traveling wave ranging algorithm calculates the distance between a fault point and two measuring points by using the difference of absolute time when an initial traveling wave generated by a fault inside the line reaches the measuring points at the two ends of the line, and when the external time ticks of devices at the two sides of the line deviate, an error ranging result can appear, and a negative effect is brought to the positioning analysis of the fault point.
A method for measuring the distance between two end travelling waves based on fuzzy matching is disclosed in the patent with application number CN201610333220.5, which is applied for 2016, 19 and 5.A time difference sequence Delta T is obtained by detecting and calibrating the arrival time of travelling wave of fault travelling wave by wavelet transform according to the travelling wave data of current at both sides of line when single-phase earth fault occurs in AC linemAnd Δ Tn(ii) a Secondly, for Δ TmAnd Δ TnNormalizing and solving the distance between the two; then, solving the membership degree and determining a pair of most matched moments; and finally, calculating the fault distance and the asynchronous time delta t according to the most matched pair of moments. The mathematical treatment process is complex and is not suitable for practical engineering application.
The patent with application date of 2017, 10 and 20 and application number of 201710981512.4 discloses a real-time monitoring method for two-side external clocks, wherein the circuit protection function calculates channel delay in real time and completes synchronization of the internal clocks at two sides; the double-end traveling wave ranging function shares the internal clock and channel delay information of the line protection function, and real-time monitoring of external clocks at two sides is achieved. However, when the invention realizes the monitoring of the external clocks at two sides, whether the internal clocks at two sides are synchronized is not judged. If the internal clocks at the two sides are not synchronous, the error of the calculated deviation of the external clocks at the two sides is large.
Disclosure of Invention
Aiming at the problems, the invention provides a two-side clock synchronization monitoring method of a line protection and two-end traveling wave ranging integrated device, which is used for adjusting the synchronization of two-side sampling moments of two-end traveling wave ranging, monitoring the clock deviation of two sides in real time, improving the reliability of the two-end traveling wave ranging and being easy to realize engineering.
In order to achieve the technical purpose and achieve the technical effect, the invention is realized by the following technical scheme:
the two-side clock synchronous monitoring method of the line protection and double-end traveling wave distance measurement integrated device comprises the following steps:
step 1: the host calculates the channel delay;
step 2: the slave computer adjusts the sampling time according to the sampling time of the host computer;
and step 3: the host calculates clock deviations on two sides of the circuit;
and 4, step 4: and the host judges whether the clocks on the two sides are synchronous according to the clock deviation on the two sides.
Preferably, in step 1, the specific steps of the host computer calculating the channel delay are as follows:
101. before formally starting synchronous sampling, the master sends the master current time scale t to the slavemAnd calculating the channel delay tdA command of (2);
102. delay t after slave receives commandn-delayAfter that time, delay time tn-delayReturning to the host;
103. let t be the time when the host receives the return information'mThen calculate the channel delay td＝(t'm-tm-tn-delay)/2。
Preferably, in step 2, the specific step of adjusting the sampling time of the slave according to the sampling time of the master is as follows:
201. the master sends the current time mark t to the slavemiChannel delay tdAnd a sampling time adjustment command;
202. the slave machine receives the time t 'of the information in the step 201'niAnd tdDetermining tmiCorresponding sampling time t of the sideniWherein, tniIs nearest (t'ni-td) The slave sampling time of (1);
203. the slave computer calculates the error delta t between the sampling moments at two sides as tni-tmi；
204. The slave computer will sample the time t next timen(i+1)Is adjusted to tn(i+1)＝tni+Ts- Δ T, wherein TsIs the sampling interval.
Preferably, in step 3, the specific steps of the host computer calculating the clock deviations on the two sides of the line are as follows:
301. slave capturing PPS clock triggering time tn-PPS；
302. The slave at the next first sampling time tnjSending t to the hostn-PPSAnd tnj；
303. The host computer receives the message from the step 302 at the moment t'mjSum channel delay tdDetermining tnjCorresponding sampling time t of the sidemjWherein, tmjIs nearest (t'mj-td) The host sampling time of (1);
304. the host computer calculates the error delta t' between the sampling moments at two sides as | tmj-tnj|；
305. If Δ t' is greater than or equal to Δ tmaxIf so, the sampling moments of the host and the slave are not synchronized, the host does not calculate clock deviations at two sides, and the step 2 is returned; if Δ t' < Δ tmaxIf the sampling time of the master and the slave are synchronized, the master memorizes tmjThe clock triggering time of the front host PPS is tm-PPSCalculating the clock deviation Deltat on both sides-PPS＝tm-PPS-tn-PPS(ii) a Where Δ tmaxIs a preset value.
Preferably, in step 4, the specific method for the host to judge whether the clocks on the two sides are synchronous according to the clock deviation on the two sides is as follows:
when the clock deviation at both sides is Δ t-PPSWhen the clock synchronization is smaller than the abnormal threshold value, the clock synchronization at the two sides is judged;
when the clock deviation at both sides is Δ t-PPSAnd when the clock is larger than the abnormal threshold value, judging that the clocks at the two sides are not synchronous.
Preferably, when the clocks on the two sides are judged to be asynchronous, the host sends out an alarm signal that the clocks on the two sides are asynchronous.
The invention has the beneficial effects that:
the invention can realize the synchronization of the sampling time at two sides of the double-end traveling wave distance measurement, monitor the clock deviation at two sides in real time, ensure the consistency of the clocks at two sides and improve the reliability of the double-end traveling wave distance measurement.
Drawings
FIG. 1 is a flow chart of a two-side clock synchronization monitoring method of the line protection and double-end traveling wave ranging integrated device of the present invention;
FIG. 2 is a schematic diagram of the host computing channel delay of the present invention;
FIG. 3 is a schematic diagram of the slave adjusting the sampling time according to the sampling time of the master according to the present invention;
FIG. 4 is a schematic diagram of the host computing a two-sided clock skew according to the present invention.
Detailed Description
The present invention will be better understood and implemented by those skilled in the art by the following detailed description of the technical solution of the present invention with reference to the accompanying drawings and specific examples, which are not intended to limit the present invention.
As shown in fig. 1, the method for monitoring the clock synchronization on both sides of the line protection and double-ended traveling wave ranging integrated device includes the following steps:
step 1: the host calculates the channel delay;
step 2: the slave computer adjusts the sampling time according to the sampling time of the host computer;
and step 3: the host calculates clock deviations on two sides of the circuit;
and 4, step 4: and the host judges whether the clocks on the two sides are synchronous according to the clock deviation on the two sides.
The following detailed description is presented in conjunction with preferred embodiments.
Preferably, as shown in fig. 2, in step 1, the specific step of the host calculating the channel delay is:
101. before formally starting synchronous sampling, the master sends the master current time scale t to the slavemAnd calculating the channel delay tdA command of (2);
102. delay t after slave receives commandn-delayAfter that time, delay time tn-delayReturning to the host;
103. let t be the time when the host receives the return information'mThen calculate the channel delay td＝(t'm-tm-tn-delay)/2。
Preferably, as shown in fig. 3, in step 2, the specific step of the slave adjusting the sampling time according to the sampling time of the master is:
201. the master sends the current time mark t to the slavemiChannel delay tdAnd a sampling time adjustment command;
202. the slave machine receives the information in the step 201 according to the timet'niAnd tdDetermining tmiCorresponding sampling time t of the sideniWherein, tniIs nearest (t'ni-td) The slave sampling time of (1);
203. the slave computer calculates the error delta t between the sampling moments at two sides as tni-tmi；
204. In order to synchronize the sampling time of the two sides, the slave adjusts the sampling time to make delta t tend to 0, and the slave samples the next time tn(i+1)Is adjusted to tn(i+1)＝tni+Ts- Δ T, wherein TsIs the sampling interval.
Preferably, as shown in fig. 4, in step 3, the specific steps of the host computer calculating the clock skew on both sides of the line are:
301. slave capturing PPS clock triggering time tn-PPS；
302. The slave at the next first sampling time tnjSending t to the hostn-PPSAnd tnj；
303. The host computer receives the message from the step 302 at the moment t'mjSum channel delay tdDetermining tnjCorresponding sampling time t of the sidemjWherein, tmjIs nearest (t'mj-td) The host sampling time of (1);
304. the host computer calculates the error delta t' between the sampling moments at two sides as | tmj-tnj|；
305. If Δ t' is greater than or equal to Δ tmaxIf so, the sampling moments of the host and the slave are not synchronized, the host does not calculate clock deviations at two sides, and the step 2 is returned; if Δ t' < Δ tmaxIf the sampling time of the master and the slave are synchronized, the master memorizes tmjThe clock triggering time of the front host PPS is tm-PPSCalculating the clock deviation Deltat on both sides-PPS＝tm-PPS-tn-PPS(ii) a Where Δ tmaxIs a preset value.
Preferably, in step 4, the specific method for the host to judge whether the clocks on the two sides are synchronous according to the clock deviation on the two sides is as follows:
when the clock deviation at both sides is Δ t-PPSWhen the clock synchronization is smaller than the abnormal threshold value, the clock synchronization at the two sides is judged;
when the clock deviation at both sides is Δ t-PPSAnd when the clock is larger than the abnormal threshold value, judging that the clocks at the two sides are not synchronous.
Preferably, when the clocks on the two sides are judged to be asynchronous, the host sends out an alarm signal that the clocks on the two sides are asynchronous.
The invention can realize the synchronization of the sampling time at two sides of the double-end traveling wave distance measurement, monitor the clock deviation at two sides in real time, ensure the consistency of the clocks at two sides and improve the reliability of the double-end traveling wave distance measurement.
The above description is only a preferred embodiment of the present invention, and not intended to limit the scope of the present invention, and all modifications of equivalent structures and equivalent processes, which are made by using the contents of the present specification and the accompanying drawings, or directly or indirectly applied to other related technical fields, are included in the scope of the present invention.

Claims (1)

1. The two-side clock synchronous monitoring method of the line protection and double-end traveling wave distance measurement integrated device is characterized by comprising the following steps of:
step 1: the host calculates the channel delay;
step 2: the slave computer adjusts the sampling time according to the sampling time of the host computer;
and step 3: the host calculates clock deviations on two sides of the circuit;
and 4, step 4: the host judges whether the clocks on the two sides are synchronous according to the clock deviation on the two sides;
in step 1, the specific steps of the host computer for calculating the channel delay are as follows:
101. before formally starting synchronous sampling, the master sends the master current time scale t to the slavemAnd calculating the channel delay tdA command of (2);
102. delay t after slave receives commandn-delayAfter that time, delay time tn-delayReturning to the host;
103. let t be the time when the host receives the return information'mThen calculate the channel delay td＝(t'm-tm-tn-delay)/2；
In step 2, the specific steps of the slave adjusting the sampling time according to the sampling time of the master are as follows:
201. the master sends the current time mark t to the slavemiChannel delay tdAnd a sampling time adjustment command;
202. the slave machine receives the time t 'of the information in the step 201'niAnd tdDetermining tmiCorresponding sampling time t of the sideniWherein, tniIs nearest (t'ni-td) The slave sampling time of (1);
203. the slave computer calculates the error delta t between the sampling moments at two sides as tni-tmi；
204. The slave computer will sample the time t next timen(i+1)Is adjusted to tn(i+1)＝tni+Ts- Δ T, wherein TsIs the sampling interval;
in step 3, the specific steps of calculating the clock deviations on the two sides of the line by the host computer are as follows:
301. slave capturing PPS clock triggering time tn-PPS；
302. The slave at the next first sampling time tnjSending t to the hostn-PPSAnd tnj；
303. The host computer receives the message from the step 302 at the moment t'mjSum channel delay tdDetermining tnjCorresponding sampling time t of the sidemjWherein, tmjIs nearest (t'mj-td) The host sampling time of (1);
304. the host computer calculates the error delta t' between the sampling moments at two sides as | tmj-tnj|；
305. If Δ t' is greater than or equal to Δ tmaxIf so, the sampling moments of the host and the slave are not synchronized, the host does not calculate clock deviations at two sides, and the step 2 is returned; if Δ t' < Δ tmaxIf the sampling time of the master and the slave are synchronized, the master memorizes tmjThe clock triggering time of the front host PPS is tm-PPSCalculating the clock deviation Deltat on both sides-PPS＝tm-PPS-tn-PPS(ii) a Where Δ tmaxIs a preset value;
in step 4, the specific method for judging whether the clocks on the two sides are synchronous by the host according to the clock deviation on the two sides is as follows:
when the clock deviation at both sides is Δ t-PPSWhen the clock synchronization is smaller than the abnormal threshold value, the clock synchronization at the two sides is judged;
when the clock deviation at both sides is Δ t-PPSWhen the clock frequency is larger than the abnormal threshold value, the clocks at the two sides are judged to be asynchronous;
when the clocks at the two sides are judged to be asynchronous, the host sends out an alarm signal that the clocks at the two sides are asynchronous.
CN201810261911.8A 2018-03-28 2018-03-28 Two-side clock synchronous monitoring method of line protection and double-end traveling wave distance measurement integrated device Active CN108562829B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810261911.8A CN108562829B (en) 2018-03-28 2018-03-28 Two-side clock synchronous monitoring method of line protection and double-end traveling wave distance measurement integrated device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810261911.8A CN108562829B (en) 2018-03-28 2018-03-28 Two-side clock synchronous monitoring method of line protection and double-end traveling wave distance measurement integrated device

Publications (2)

Publication Number Publication Date
CN108562829A CN108562829A (en) 2018-09-21
CN108562829B true CN108562829B (en) 2020-10-16

Family

ID=63533106

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810261911.8A Active CN108562829B (en) 2018-03-28 2018-03-28 Two-side clock synchronous monitoring method of line protection and double-end traveling wave distance measurement integrated device

Country Status (1)

Country Link
CN (1) CN108562829B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110850168A (en) * 2019-10-30 2020-02-28 广东电网有限责任公司 Feeder line loop closing real-time phase angle measuring device and method
CN112763837B (en) * 2019-11-01 2023-04-14 国电南瑞科技股份有限公司 Double-end traveling wave distance measurement method for clock self-adaptive compensation
CN110824237B (en) * 2019-11-09 2021-09-14 许继集团有限公司 Pulse sampling time interval adjusting method and device
CN112564038A (en) * 2020-11-12 2021-03-26 江苏深瑞汇阳能源科技有限公司 Distribution network distributed DTU differential protection system based on 5G communication

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102508113B (en) * 2011-10-21 2013-11-13 南京南瑞继保电气有限公司 Data collection synchronous method of electrical railway distance measurement device
CN105334727B (en) * 2014-08-06 2017-11-14 国家电网公司 Synchronous method and device based on more measurement points
CN105866631B (en) * 2016-05-19 2019-02-05 昆明理工大学 A kind of novel double end travelling wave ranging method based on fuzzy matching

Also Published As

Publication number Publication date
CN108562829A (en) 2018-09-21

Similar Documents

Publication Publication Date Title
CN108562829B (en) Two-side clock synchronous monitoring method of line protection and double-end traveling wave distance measurement integrated device
WO2018006499A1 (en) Dominant instability mode identification method and system for power system
CN106918741B (en) Adaptively sampled phase difference correction method applied to frequency wide swings power grid
CN108802563B (en) Double-end traveling wave distance measurement method independent of time setting
WO2022262019A1 (en) 5g communication-based alternating current/direct current electric power transmission line traveling wave fault distance-measuring method and system
US11121386B2 (en) Temperature estimating apparatus
JPWO2008126240A1 (en) Synchronous phasor measuring device and phase angle difference measuring device between buses using the same
CN103616814A (en) Synchronous sampling clock closed loop correcting method and system based on FPGA
CN104181391A (en) Harmonic detection method of digital power meter
CN112784410B (en) Lightning arrester valve plate performance evaluation system and method under lightning stroke
CN105675953B (en) The plesiochronous measurement method of power transmission line both-end instantaneous voltage based on zero passage detection
CN111386468B (en) Travelling wave based fault localization using unsynchronized measurements for transmission lines
CN104767549B (en) Asynchronous transport method in power line carrier communication based on zero passage transmission mode
CN103809023A (en) Grid synchronization harmonic phasor measurement method based on binary search
CN109696603B (en) Real-time monitoring method for two-side external clocks of two-end traveling wave ranging
CN103595588A (en) Method for accurately measuring asynchronous Ethernet circuit time delay
CN109901016A (en) A kind of both-end distance measuring method eliminating velocity of wave and influencing
CN111987699B (en) Current differential protection data synchronization method of alternating current line and related device
CN109270406A (en) A method of transition resistance is calculated based on unsynchronized two-terminal electrical quantity
CN103605904A (en) Self-compensating amplitude calculating method applied to electrical power system and based on error estimation
CN112763837B (en) Double-end traveling wave distance measurement method for clock self-adaptive compensation
CN113300324B (en) Longitudinal differential protection synchronization method and device
KR20100063424A (en) Apparatus and method for frequency measurement based on modified zero-crossing
CN105572554A (en) Wireless sensing network on-line insulation detection frequency adaptive measuring method
CN112068061A (en) Electronic transformer error measuring device and method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant