CN108429707A - A kind of time triggered business transponder and method adapting to different transmission rates - Google Patents
A kind of time triggered business transponder and method adapting to different transmission rates Download PDFInfo
- Publication number
- CN108429707A CN108429707A CN201810110044.8A CN201810110044A CN108429707A CN 108429707 A CN108429707 A CN 108429707A CN 201810110044 A CN201810110044 A CN 201810110044A CN 108429707 A CN108429707 A CN 108429707A
- Authority
- CN
- China
- Prior art keywords
- data frame
- module
- buffer area
- value
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/32—Flow control; Congestion control by discarding or delaying data units, e.g. packets or frames
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9084—Reactions to storage capacity overflow
- H04L49/9089—Reactions to storage capacity overflow replacing packets in a storage arrangement, e.g. pushout
- H04L49/9094—Arrangements for simultaneous transmit and receive, e.g. simultaneous reading/writing from/to the storage element
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
A kind of time triggered business transponder and method adapting to different transmission rates, transponder includes filtering module, full interconnecting and switching network module, scheduler module, buffer area module.Method includes：Obtain current window information, prefetch next window information, it opens and receives window, receive data frame, judge business identifier correctness, buffer area is written into data frame, cyclic redundancy check data frame abandons check errors and the long data frame of frame length, closes and receives window, data frame is read and is output to the outside from buffer area, current window information is changed.The present invention is under time triggered ethernet standard, the time triggered business data frame of the different transmission rates of switching node reception is filtered and is forwarded, simultaneously by the way of prefetching next window scheduling information, the demand of the external ministry dispatching information input rate of transponder is reduced.
Description
Technical field
The invention belongs to field of communication technology, a kind of adaptation not simultaneous interpretation in network communication technology field is further related to
The time triggered business transponder and method of defeated rate.The present invention can under time triggered ethernet standard, to time triggered with
The time triggered business data frame for the different transmission rates that transponder receives too in net system realizes filtering and forwarding.
Background technology
In order to meet the needs of industrial control system is to inter-node communication ability, it is desirable to by low cost, high bandwidth, height
The ethernet technology of flexibility is applied in industrial control network.But be to the transmission of data packet in ethernet standard " as possible and
For ", it cannot be guaranteed that the real-time and integrality of critical control data transmission.In order to solve this problem, international automatic machine work
Teachers learn proposes time triggered ethernet standard, and the business in network is divided into time triggered business and event triggers industry
Business.Wherein critical control data of the time triggered business service in network, and event triggers business service in non-critical data.
For time triggered business, system plans its transmission time and transmission path before operation in advance, ensures the process in transmission
In be not present any conflict；The transmission that business is triggered for event is then completely identical as the transmission service of common Ethernet.
Time triggered Ethernet is a kind of typical switching network, includes the forwarding for time triggered business in system
Device.It is provided according to standard, the transponder of time triggered business must have dispatch list meter reading ability, can be according to time scheduling table
Open input port, closing input port, forwarding service data frame to specified output port under specific system time.It removes
Except this, transponder must execute filter operation to the time triggered business that receives, abandon that arrival time is illegal, business is known
Alias is illegal, the illegal data frame of data frame length.In addition to this, in order to meet critical control data to transmit real-time
Demand, transponder forwarding when must assure that lower Forwarding Delay and extremely low delay variation.
Patent document " a kind of time triggered ether of high synchronization of its application where Beijing computer technology and application study
Net device and method " (application number：201710616838.7 publication number：CN107483135A a kind of high synchronization proposed in)
Time triggered Ethernet device and method.The device include exchange/control logic, local clock, synchronization primitives receiving module, when
Clock synchronization module, central controller, task scheduling control module, data buffer zone, sends buffering area, synchronization at Trigger of time
Primitive sending module, configuration memory, exchange/control logic control its networked network end system for swapping machine
System；Local clock is used to provide the work clock of interchanger entirety；Synchronization primitives receiving module, is sent for receiving by end system
The data come, distinguish clock synchronization primitives and transmitting data frame, and transmit this two parts data to central controller；Clock is same
When walking module, the clock synchronous control command sent out for receiving central controller, generation clock synchronization specifying information, and realizing
Clock synchronizes；Trigger of time, for providing time triggered time triggered condition required for the event and temporal information；Center control
Device, the work for controlling each module in interchanger；Task scheduling control module is used for according to schedule of tasks to exchanging
The data received in machine carry out classification control, and different data are put into corresponding data buffer zone；Data buffer zone is used for
Store corresponding data to be sent；Buffering area is sent, for after task scheduling controls, caching currently to need the number sent
According to；Synchronization primitives sending module is sent for synchronization primitives；Configuration memory, the configuration information for storing interchanger.The dress
It is that data buffer zone lacked the filtering function of long data frame to set existing shortcoming, can not abandon long data frame, and lead
Long data frame was caused excessively to occupy network bandwidth.
The step of method disclosed in the patent is first, powers on load initialization, loads configuration information；Second, it receives
Data and clock synchronization primitives step, interchanger receive the data that network transmission comes；Third decomposes synchronization primitives and data
Frame；4th, clock primitive pre-treatment step；5th, time synchronization step, the clock for completing interchanger synchronizes；6th, data point
Data are cached in corresponding data queue by class caching step respectively；7th, data step pending, the number that will be currently sent
According to being put into transmission buffer area；8th, primitive insertion operation is inserted into clock synchronization primitives in transmission link.Existing for this method
Deficiency is cached twice to data frame, and Forwarding Delay can be all introduced due to caching each time, institute in this way compared to
The method once cached, the Forwarding Delay bigger that data frame is introduced.
Paper " design of time triggered Ethernet switch " (Xian Electronics Science and Technology University, the master that Gao Pengfei is delivered at it
Academic dissertation delivers the time：In November, 2014) in propose a kind of time triggered switching layer device and method.The device includes, defeated
Enter control module, switch fabric module, output control module, scheduler module, time synchronization module, central monitoring unit interface,
Cpu i/f, input control module, for according to scheduling information, opening data frame receipt window, filtering reaches the number of timing error
According to frame；Switch fabric module, the configuration information that switch fabric module is sent according to scheduler module realize data frame in different inputs
Exchange between output interface；Output control module sends out switching layer for the time triggered business data frame after exchanging；It adjusts
Module is spent, according to time scheduling table content, implements configuration switching matrix；Time synchronization module parses clock synchronization frame, when completion
Clock synchronizes；The parameter for needing to monitor in exchange process is submitted CPU by central monitoring unit interface；Cpu i/f, establish with CPU it
Between communication port.Shortcoming is existing for the device, and the buffer area of data frame is lacked inside switching layer, can not data frame exist
Data channel inside transponder can not change transmission rate when transmitting, so the device can not complete different transmission rates data
The forwarding of frame.
The step of method disclosed in the paper is first, initialization, and CPU is received to scheduler module by cpu i/f
Configuration data；The second, the scheduling information that input control module is provided according to scheduler module, opening time trigger operation exchange layer
Receive window；Third, switch fabric module open input control module to the number for corresponding to output control module according to scheduling information
According to transmission channel；4th, output control module will be in the network that the data exported be needed to be sent to outside switching layer；5th, scheduling
Module reads next scheduling information, and information is sent into input control module and Switching Module.Deficiency existing for this method
Place is that scheduler module reads next scheduling information after output data frame, due to next scheduling information is read must be
Next time forwarding start before complete, so ought twice forwarding time interval in short-term, this method require scheduling information high speed readout.
Invention content
It is an object of the invention in view of the above shortcomings of the prior art, propose a kind of time adapting to different transmission rates
Triggering business transponder and method.The present invention can be in time triggered Ethernet, the time triggered business number of different transmission rates
Filtering and forwarding are realized according to frame, and by prefetching next window scheduling information, reduce transponder to scheduling information read-out speed
Demand.
To achieve the goals above, thinking of the invention is：Current window scheduling information and next window are obtained first
Scheduling information, full internet module is according to current window scheduling information gated data channel, and scheduler module is in system clock value
It when equal to window opening time point, opens and receives window, filtering module is received from externally input data frame and discarding traffic knowledge
The data frame of alias mistake, full interconnecting and switching network module are exported data frame to buffer area mould by the data channel gated
Block, then buffer area module abandon cyclic redundancy check error and cross long data frame, the write access rate of buffer area is arranged
It is data frame from externally input rate, buffer area is written into data frame, last scheduler module is equal in system clock value to be sent
It when time point, closes and receives window, the read channel rate of buffer area will be set as what data were output to the outside by buffer area module
Data frame is read from buffer area, and exported to outside by rate, completes this forwarding.
To achieve the goals above, transponder of the invention includes buffer area module, scheduler module, full interconnecting and switching network
Module, filtering module；The input terminal of the buffer area module is exported with full interconnecting and switching network module output end and scheduler module
End is connected, and output end is connected with outside output；The input terminal of scheduler module is connected with external input, output end and full interconnecting and switching
Network module input terminal is connected with buffer area module input；Full interconnecting and switching network module input terminal and filtering module output end
It is connected with scheduler module output end, full internet module output end and filtering module input terminal and buffer area module input phase
Even；Filtering module input terminal is connected with external input, and output end is connected with full interconnecting and switching network module input terminal；Wherein：
The buffer area module, when for initializing, by whole address spaces of complete zero write-in memory block；Judge data frame
Whether it is 1000Mbps from externally input rate, if so, setting the clock cycle in register write channel to 8ns, channel position
Width is set as 8bit, otherwise, sets the clock cycle in register write channel to 80ns, channel bit wide is set as 8bit；Pass through
Register write channel, by the memory inside data frame writing module；It is maximum to judge whether the frame length of data frame is more than business
Frame length, if so, abandoning data frame, otherwise, cyclic redundancy check data frame；The bit sequence of data frame is moved to left 32, it will
The numerical value of gained sequence is as value to be verified；With it is to be verified value divided by 79764919, using the remainder of gained as data frame check
Value；Judge whether data frame check results value is equal to 4294967295, if so, signal is completed in write-in is set to high level, otherwise,
Abandon data frame；When receiving data frame output pulse, judge whether the rate that data frame is output to the outside is 1000Mbps, if
It is to set the clock cycle of the register read channel of inside modules to 8ns, channel bit wide is set as 8bit；Otherwise, by module
The clock cycle of internal register read channel is set as 80ns, and channel bit wide is set as 8bit；Register read channel is opened, from
The memory of inside modules reads data frame；The data frame of reading is exported to transponder；
The scheduler module, by the count value zero setting of meter reading address counter when for initializing；When initialization, setting is read
Table address counter upper limit value；Using scheduling information acquisition methods, close time point is obtained；Obtain current window information
When, scheduling information, close time point are deposited into current window information register；It, will when obtaining next window information
Scheduling information, close time point are deposited into next window information register；Judge the count value of meter reading address counter
Whether meter reading Address count upper limit value is more than, if so, by the count value zero setting of meter reading address counter, otherwise, by meter reading address
The count value of counter adds 1；It receives from externally input system clock value；It is opened when system clock value is located in current window information
When opening between time point and sending time point, window open signal is set to high level；Current window information is exported to complete mutual
Join exchanging network module and buffer area module；When system clock value is equal to currently transmitted time point register value, window is opened
It opens signal and is set to low level；Judge that write-in completes whether signal is high level, if so, generating data frame exports pulse, otherwise,
Any pulse is not generated；The next window information prefetched is stored in current window information register；
The full interconnecting and switching network module, for by 4-16 coding methods, obtaining the only of service input port serial number
Hot code coding regard one-hot encoding coding as gating signal；Using the data channel inside gating signal gating module, pass through number
According to channel, window open signal, receivable business identifier are exported to filtering module；It, will by the data channel gated
Data frame is exported to buffer area module；
The filtering module, for judge filtering module receive from the window open signal of externally input data frame whether
For high level, as the business identifier of data frame, otherwise, data frame is abandoned if so, extracting the 5th of data frame, 6 bytes；
Judge whether the business identifier of data frame is equal to the business of can receive identifier, if so, exporting data frame to full interconnecting and switching
Otherwise network module abandons data frame.
The method of the present invention is usage time triggering business transponder, the difference received to time triggered operation exchange node
The data frame of transmission rate realizes filtering and forwarding capability, and by way of prefetching next window information, reduces forwarding
The demand of the external ministry dispatching information input rate of device, specific steps include as follows：
(1) it initializes：
Whole address spaces that memory block in this module is written by complete zero in (1a) buffer area module；
(1b) is by the count value zero setting of the meter reading address counter in scheduler module；
Meter reading address counter upper limit value is arranged in (1c)；
(2) current window information is obtained：
(2a) scheduler module uses scheduling information acquisition methods, obtains close time point；
Scheduling information, close time point are stored in current window information register by (2b)；
(2c) judges whether the count value of meter reading address counter is more than meter reading Address count upper limit value, if so, by meter reading
Step (3) is executed after the count value zero setting of address counter；Otherwise, step is executed after the count value of meter reading address counter being added 1
Suddenly (3)；
(3) next window information is prefetched：
(3a) scheduler module uses scheduling information acquisition methods, obtains from externally input scheduling information, and obtain window
Shut-in time point；
Scheduling information, close time point are deposited into next window information register by (3b)；
(3c) judges whether the count value of meter reading address counter is more than meter reading Address count upper limit value, if so, by meter reading
Step (4) is executed after the count value zero setting of address counter；Otherwise, step is executed after the count value of meter reading address counter being added 1
Suddenly (4)；
(4) window is opened：
(4a) scheduler module is received from externally input system clock value；
(4b) dispatches mould when system clock value is located in current window information between opening time point and sending time point
Window open signal is set to high level by block；
(4c) scheduler module exports current window information to full interconnecting and switching network module and buffer area module；
(4d) full interconnecting and switching network module by 4-16 coding methods, compile by the one-hot encoding for obtaining service input port serial number
Code regard one-hot encoding coding as gating signal；
(4e) gates the data channel inside full interconnecting and switching network module using gating signal, will by data channel
Window open signal, receivable business identifier are exported to filtering module；
(5) judge that filtering module is received from whether the window open signal of externally input data frame is high level, if so,
Execute step (6)；Otherwise, step (10) is executed after abandoning data frame；
(6) filtering module extracts the 5th of data frame the, 6 bytes, the business identifier as data frame；
(7) filtering module judges whether the business identifier of data frame is equal to the business of can receive identifier, if so, executing
Step (8)；Otherwise, step (10) is executed after abandoning data frame；
(8) data frame is written：
(8a) filtering module exports data frame to full interconnecting and switching network module；
By the data channel gated, data frame is exported to buffer area module for (8b) full interconnecting and switching network module；
(8c) buffer area module judge data frame from externally input rate whether be 1000Mbps, if so, executing step
Suddenly (8d)；Otherwise, step (8e) is executed；
(8d) sets the clock cycle in the register write channel of buffer area inside modules to 8ns, and channel bit wide is set as
8bit；
(8e) sets the clock cycle in the register write channel of buffer area inside modules to 80ns, and channel bit wide is set as
8bit；
(8f) by the register write channel of buffer area module, by the memory inside data frame writing module；
(9) buffer area module judges whether the frame length of data frame is more than business maximum frame length, if so, abandoning data frame
Step (11) is executed afterwards；Otherwise, step (10) is executed；
(10) cyclic redundancy check data frame：
The bit sequence of data frame is moved to left 32 by (10a) buffer area module, using the numerical value of gained sequence as to be verified
Value；
(10b) with it is to be verified value divided by 79764919, using the remainder of gained as data frame check value；
(10c) judges whether data frame check value is equal to 4294967295, if so, thening follow the steps (10e)；Otherwise, it holds
Row step (10d)；
(10d) buffer area module abandons data frame；
Write-in is completed signal and is set to high level by (10e) buffer area module；
(11) window is closed：
(11a) scheduler module is received from externally input system clock value；
(11b) when system clock value is equal to currently transmitted time point register value, scheduler module is by window open signal
It is set to low level；
(12) scheduler module judges that write-in completes whether signal is high level, if so, after generating data frame output pulse,
Execute step (13)；Otherwise, step (14) is executed；
(13) data frame is read：
(13a) judges whether is rate that data frame is output to the outside when buffer area module receives data frame and exports pulse
For 1000Mbps, if so, thening follow the steps (13b)；Otherwise, step (13c) is executed；
(13b) sets the clock cycle of the register read channel of buffer area inside modules to 8ns, and channel bit wide is set as
8bit；
(13c) sets the clock cycle of the register read channel of buffer area inside modules to 80ns, the setting of channel bit wide
For 8bit；
(13d) opens the register read channel of buffer area module, and data frame is read from the memory of inside modules；
(13e) buffer area module exports the data frame of reading to transponder；
(14) current window information is changed：
The next window information prefetched is stored in current window information register by scheduler module, and transponder completes data
The filtering and forwarding of frame.
Compared with prior art, the present invention haing the following advantages：
First, judge whether the frame length of data frame is more than industry since the buffer area module in the transponder of the present invention has
The maximum frame length of business, if so, abandoning data frame, otherwise, the function of cyclic redundancy check data frame overcomes prior art data
Buffering area lacked the filtering function of long data frame, can not abandon long data frame, long data frame was caused excessively to occupy net
The problem of network bandwidth so that transponder of the invention has the advantages that long data frame was avoided excessively to occupy network bandwidth.
Second, judge that data frame is from externally input rate since the buffer area module in the transponder of the present invention has
No is 1000Mbps, if so, setting the clock cycle in register write channel to 8ns, channel bit wide is set as 8bit, otherwise,
Set the clock cycle in register write channel to 80ns, channel bit wide is set as the function of 8bit, overcomes the prior art and lacks
The buffer area of weary data frame, data channel of the data frame inside transponder can not change transmission rate when transmitting, lead to not
Complete different transmission rates data frame forwarding the problem of so that transponder of the invention have can complete different transmission rates
The advantages of data frame forwards.
Third, the write-in of method Exactly-once buffer area and a buffer area due to the present invention read, overcome existing
In technology, due to being cached twice to data frame, Forwarding Delay the asking compared to the method bigger once cached of introducing
Topic so that the method for the present invention has the advantages that Forwarding Delay is small.
4th, since the method for the present invention is after obtaining current window information, scheduler module uses window information acquisition side
Method obtains from externally input scheduling information, and obtains close time point, and scheduling information, close time point are deposited
Enter to next window information register, overcome read after output data frame due to scheduler module in the prior art it is next
Scheduling information, when forwarding time interval twice in short-term, it is desirable that the problem of scheduling information high speed readout so that the present invention has drop
The advantages of low scheduling information read-out speed demand.
Description of the drawings
Fig. 1 is the block diagram of transponder of the present invention；
Fig. 2 is the flow chart of the method for the present invention；
Fig. 3 is the flow chart that data frame step is written in the method for the present invention；
Fig. 4 is the flow chart that data frame step is read in the method for the present invention.
Specific implementation mode
The present invention will be further described below in conjunction with the accompanying drawings.
With reference to attached drawing 1, the transponder of the present invention is further described.
The transponder of the present invention includes buffer area module, scheduler module, full interconnecting and switching network module, filtering module；Institute
The input terminal for stating buffer area module is connected with full interconnecting and switching network module output end and scheduler module output end, output end with it is outer
Portion's output is connected；The input terminal of scheduler module is connected with external input, output end and full interconnecting and switching network module input terminal and
Buffer area module input is connected；Full interconnecting and switching network module input terminal and filtering module output end and scheduler module output end
It is connected, full internet module output end is connected with filtering module input terminal and buffer area module input；Filtering module inputs
End is connected with external input, and output end is connected with full interconnecting and switching network module input terminal.Wherein：
The buffer area module, when for initializing, by whole address spaces of complete zero write-in memory block；Judge data frame
Whether it is 1000Mbps from externally input rate, if so, setting the clock cycle in register write channel to 8ns, channel position
Width is set as 8bit, otherwise, sets the clock cycle in register write channel to 80ns, channel bit wide is set as 8bit.Pass through
Register write channel, by the memory inside data frame writing module.It is maximum to judge whether the frame length of data frame is more than business
Frame length, if so, abandoning data frame, otherwise, cyclic redundancy check data frame.The bit sequence of data frame is moved to left 32, it will
The numerical value of gained sequence is as value to be verified.With it is to be verified value divided by 79764919, using the remainder of gained as data frame check
Value.Judge whether data frame check results value is equal to 4294967295, if so, signal is completed in write-in is set to high level, otherwise,
Abandon data frame.When receiving data frame output pulse, judge whether the rate that data frame is output to the outside is 1000Mbps, if
It is to set the clock cycle of the register read channel of inside modules to 8ns, channel bit wide is set as 8bit, otherwise, by module
The clock cycle of internal register read channel is set as 80ns, and channel bit wide is set as 8bit.Register read channel is opened, from
The memory of inside modules reads data frame.The data frame of reading is exported to transponder.
The scheduler module, by the count value zero setting of meter reading address counter when for initializing.When initialization, setting is read
Table address counter upper limit value.Using scheduling information acquisition methods, close time point is obtained.Obtain current window information
When, scheduling information, close time point are deposited into current window information register.It, will when obtaining next window information
Scheduling information, close time point are deposited into next window information register.Judge the count value of meter reading address counter
Whether meter reading Address count upper limit value is more than, if so, by the count value zero setting of meter reading address counter, otherwise, by meter reading address
The count value of counter adds 1.It receives from externally input system clock value.It is opened when system clock value is located in current window information
When opening between time point and sending time point, window open signal is set to high level.Current window information is exported to complete mutual
Join exchanging network module and buffer area module.When system clock value is equal to currently transmitted time point register value, window is opened
It opens signal and is set to low level.Judge that write-in completes whether signal is high level, if so, generating data frame exports pulse, otherwise,
Any pulse is not generated.The next window information prefetched is stored in current window information register.
The full interconnecting and switching network module, for by 4-16 coding methods, obtaining the only of service input port serial number
Hot code coding regard one-hot encoding coding as gating signal.Using the data channel inside gating signal gating module, pass through number
According to channel, window open signal, receivable business identifier are exported to filtering module.It, will by the data channel gated
Data frame is exported to buffer area module.
The filtering module, for judge filtering module receive from the window open signal of externally input data frame whether
For high level, as the business identifier of data frame, otherwise, data frame is abandoned if so, extracting the 5th of data frame, 6 bytes.
Judge whether the business identifier of data frame is equal to the business of can receive identifier, if so, exporting data frame to full interconnecting and switching
Otherwise network module abandons data frame.
With reference to attached drawing 2, the method for the present invention is further described.
The method of the present invention is the time triggered business transponder used, is received not to time triggered operation exchange node
Data frame with transmission rate realizes filtering and forwarding capability, and by way of prefetching next window information, reduces and turns
Send out the demand of the external ministry dispatching information input rate of device.
Step 1, it initializes.
Whole address spaces that memory block in this module is written by complete zero in buffer area module.
By the count value zero setting of the meter reading address counter in scheduler module.
Meter reading address counter upper limit value is set.
Step 2, current window information is obtained.
Scheduler module uses window information acquisition methods, obtains close time point.
The scheduling information includes window opening time point, length of window, can receive business identifier, business largest frames
Long, service input port serial number.
The step of window information acquisition methods, is as follows：
1st step, scheduler module send out scheduling information reading and ask using the count value of meter reading address counter as address is read
It asks；
2nd step, the scheduling information that scheduler module deposit is obtained from outside；
Window opening time point in scheduling information is added by the 3rd step, scheduler module with length of window, gained and conduct
Close time point.
Scheduling information, close time point are deposited into current window information register.
Judge whether the count value of meter reading address counter is more than meter reading Address count upper limit value, if so, by meter reading address
Step 3 is executed after the count value zero setting of counter；Otherwise, step 3 is executed after the count value of meter reading address counter being added 1.
Step 3, next window information is prefetched.
Scheduler module uses window information acquisition methods, obtains from externally input scheduling information, and obtain close
Time point.
The step of window information acquisition methods, is as follows：
1st step, scheduler module send out scheduling information reading and ask using the count value of meter reading address counter as address is read
It asks；
2nd step, the scheduling information that scheduler module deposit is obtained from outside；
Window opening time point in scheduling information is added by the 3rd step, scheduler module with length of window, gained and conduct
Close time point.
Scheduling information, close time point are deposited into next window information register.
Judge whether the count value of meter reading address counter is more than meter reading Address count upper limit value, if so, by meter reading address
Step 4 is executed after the count value zero setting of counter；Otherwise, step 4 is executed after the count value of meter reading address counter being added 1.
Step 4, window is opened.
Scheduler module is received from externally input system clock value.
When system clock value is located in current window information between opening time point and sending time point, scheduler module will
Window open signal is set to high level.
Scheduler module exports current window information to full interconnecting and switching network module and buffer area module.
Full interconnecting and switching network module obtains the one-hot encoding coding of service input port serial number by 4-16 coding methods,
It regard one-hot encoding coding as gating signal.
The step of 4-16 coding methods, is as follows：
1st step opens up 16 code registers in full interconnecting and switching network module；
The bits of original code of code registers is set as complete zero by the 2nd step；
The corresponding bit of input port serial number in code registers is set as 1 by the 3rd step, remaining bit is kept not
Become；
4th step is encoded the bit code of code registers as the one-hot encoding of service input port serial number.
The data channel inside full interconnecting and switching network module is gated using gating signal, is opened window by data channel
Open signal, receivable business identifier is exported to filtering module.
Step 5, judge that filtering module is received from whether the window open signal of externally input data frame is high level, if
It is to then follow the steps 6；Otherwise, step 10 is executed after abandoning data frame.
Step 6, filtering module extracts the 5th of data frame the, 6 bytes, the business identifier as data frame.
Step 7, filtering module judges whether the business identifier of data frame is equal to the business of can receive identifier, if so,
Execute step 8；Otherwise, step 10 is executed after abandoning data frame.
Step 8, data frame is written.
With reference to the accompanying drawings 3, this step is described in further detail.
1st step, filtering module export data frame to full interconnecting and switching network module.
2nd step, full interconnecting and switching network module are exported data frame to buffer area mould by the data channel gated
Block.
3rd step generates original clock, period 8ns using digital phase-locked loop.
4th step, buffer area module judge data frame from externally input rate whether be 1000Mbps, if so, execute the 5th
Otherwise step executes the 6th step.
5th step executes the 8th after the clock in the register write channel of buffer area inside modules is directly connected with original clock
Step.
6th step, establishes cycle counter, and using original clock as input clock, counter upper limit value is 9.
7th step is connected with the carry-out of counter with the clock in the register write channel of buffer area inside modules.
8th step sets the channel bit wide in the register write channel of buffer area inside modules to 8bit.
9th step, by the register write channel of buffer area module, by the memory inside data frame writing module.
Step 9, buffer area module judges whether the frame length of data frame is more than business maximum frame length, if so, abandoning number
According to execution step 10 after frame；Otherwise, step 9 is executed.
Step 10, cyclic redundancy check data frame.
The bit sequence of data frame is moved to left 32 by the 1st step, buffer area module, using the numerical value of gained sequence as to be verified
Value.
2nd step, with it is to be verified value divided by 79764919, using the remainder of gained as data frame check value.
3rd step, judges whether data frame check value is equal to 4294967295, if so, executing the 5th step；Otherwise, the 4th is executed
Step.
4th step, buffer area module abandon data frame.
Write-in is completed signal and is set to high level by the 5th step, buffer area module.
Step 11, window is closed.
Scheduler module is received from externally input system clock value.
When system clock value is equal to currently transmitted time point register value, window open signal is set to low by scheduler module
Level.
Step 12, scheduler module judges that write-in completes whether signal is high level, if so, generating data frame exports pulse
Afterwards, step 13 is executed；Otherwise, step 14 is executed.
Step 13, data frame is read.
With reference to the accompanying drawings 4, this step is described in further detail.
1st step generates original clock, period 8ns using digital phase-locked loop.
2nd step, buffer area module judge whether the rate that data frame is output to the outside is 1000Mbps, if so, executing the 3rd
Otherwise step executes the 4th step.
3rd step executes the 6th after the clock of the register read channel of buffer area inside modules is directly connected with original clock
Step.
4th step, establishes cycle counter, and using original clock as input clock, counter upper limit value is 9.
5th step is connected with the carry-out of counter with the clock of the register read channel of buffer area inside modules.
6th step sets the channel bit wide of the register read channel of buffer area inside modules to 8bit.
7th step reads data frame by the register read channel of buffer area module from the memory of inside modules.
8th step, buffer area module export the data frame of reading to transponder.
Step 14, current window information is changed.
The next window information prefetched is stored in current window information register by scheduler module, and transponder completes data
The filtering and forwarding of frame.
Claims (5)
1. a kind of time triggered business transponder adapting to different transmission rates, which is characterized in that including buffer area module, scheduling
Module, full interconnecting and switching network module, filtering module；The input terminal of the buffer area module and full interconnecting and switching network module are defeated
Outlet is connected with scheduler module output end, and output end is connected with outside output；The input terminal of scheduler module is connected with external input,
Output end is connected with full interconnecting and switching network module input terminal and buffer area module input；Full interconnecting and switching network module input
End is connected with filtering module output end and scheduler module output end, full internet module output end and filtering module input terminal and
Buffer area module input is connected；Filtering module input terminal is connected with external input, output end and full interconnecting and switching network module
Input terminal is connected；Wherein：
The buffer area module, when for initializing, by whole address spaces of complete zero write-in memory block；Judge data frame from outer
Whether the rate of portion's input is 1000Mbps, if so, setting the clock cycle in register write channel to 8ns, channel bit wide is set
It is set to 8bit, otherwise, sets the clock cycle in register write channel to 80ns, channel bit wide is set as 8bit；Pass through deposit
Device write access, by the memory inside data frame writing module；Judge whether the frame length of data frame is more than business maximum frame length,
If so, abandoning data frame, otherwise, cyclic redundancy check data frame；The bit sequence of data frame is moved to left 32, by gained sequence
The numerical value of row is as value to be verified；With it is to be verified value divided by 79764919, using the remainder of gained as data frame check value；Judge
Whether data frame check value is equal to 4294967295, if so, signal is completed in write-in is set to high level, otherwise, abandons data frame；
When receiving data frame output pulse, judge whether the rate that data frame is output to the outside is 1000Mbps, if so, by inside modules
Clock cycle of register read channel be set as 8ns, channel bit wide is set as 8bit；Otherwise, by the register of inside modules
The clock cycle of read channel is set as 80ns, and channel bit wide is set as 8bit；Register read channel is opened, from depositing for inside modules
Reservoir reads data frame；The data frame of reading is exported to transponder；
The scheduler module, by the count value zero setting of meter reading address counter when for initializing；When initialization, setting meter reading
Location counter upper limit value；Using scheduling information acquisition methods, close time point is obtained；It, will when obtaining current window information
Scheduling information, close time point are deposited into current window information register；When obtaining next window information, scheduling is believed
Breath, close time point are deposited into next window information register；Judge whether the count value of meter reading address counter is big
In meter reading Address count upper limit value, if so, by the count value zero setting of meter reading address counter, otherwise, by meter reading address counter
Count value add 1；It receives from externally input system clock value；When system clock value is located at the opening time in current window information
When between point and sending time point, window open signal is set to high level；Current window information is exported to full interconnecting and switching
Network module and buffer area module；When system clock value is equal to currently transmitted time point register value, by window open signal
It is set to low level；Judge that write-in completes whether signal is high level, is not otherwise generated if so, generating data frame output pulse
Any pulse；The next window information prefetched is stored in current window information register；
The full interconnecting and switching network module, for by 4-16 coding methods, obtaining the one-hot encoding of service input port serial number
Coding regard one-hot encoding coding as gating signal；It is logical by data using the data channel inside gating signal gating module
Road exports window open signal, receivable business identifier to filtering module；By the data channel gated, by data
Frame is exported to buffer area module；
The filtering module, for judging that filtering module is received from whether the window open signal of externally input data frame is high
Level, if so, otherwise the 5th of extraction data frame the, 6 bytes, abandon data frame as the business identifier of data frame；Judge
Whether the business identifier of data frame is equal to the business of can receive identifier, if so, exporting data frame to full interconnecting and switching network
Otherwise module abandons data frame.
2. a kind of time triggered business retransmission method adapting to different transmission rates, which is characterized in that the time triggered industry used
Business transponder realizes filtering and forwarding capability to the data frame of the different transmission rates of time triggered operation exchange node reception,
And by way of prefetching next window information, the demand of the external ministry dispatching information input rate of transponder, the party are reduced
The specific steps of method include as follows：
(1) it initializes：
Whole address spaces that memory block in this module is written by complete zero in (1a) buffer area module；
(1b) is by the count value zero setting of the meter reading address counter in scheduler module；
Meter reading address counter upper limit value is arranged in (1c)；
(2) current window information is obtained：
(2a) scheduler module uses scheduling information acquisition methods, obtains close time point；
Scheduling information, close time point are stored in current window information register by (2b)；
(2c) judges whether the count value of meter reading address counter is more than meter reading Address count upper limit value, if so, by meter reading address
Step (3) is executed after the count value zero setting of counter；Otherwise, step is executed after the count value of meter reading address counter being added 1
(3)；
(3) next window information is prefetched：
(3a) scheduler module uses scheduling information acquisition methods, obtains from externally input scheduling information, and obtain close
Time point；
Scheduling information, close time point are deposited into next window information register by (3b)；
(3c) judges whether the count value of meter reading address counter is more than meter reading Address count upper limit value, if so, by meter reading address
Step (4) is executed after the count value zero setting of counter；Otherwise, step is executed after the count value of meter reading address counter being added 1
(4)；
(4) window is opened：
(4a) scheduler module is received from externally input system clock value；
(4b) when system clock value is located in current window information between opening time point and sending time point, scheduler module will
Window open signal is set to high level；
(4c) scheduler module exports current window information to full interconnecting and switching network module and buffer area module；
(4d) full interconnecting and switching network module obtains the one-hot encoding coding of service input port serial number by 4-16 coding methods,
It regard one-hot encoding coding as gating signal；
(4e) gates the data channel inside full interconnecting and switching network module using gating signal, by data channel, by window
Open signal, receivable business identifier are exported to filtering module；
(5) judge that filtering module is received from whether the window open signal of externally input data frame is high level, if so, executing
Step (6)；Otherwise, step (10) is executed after abandoning data frame；
(6) filtering module extracts the 5th of data frame the, 6 bytes, the business identifier as data frame；
(7) filtering module judges whether the business identifier of data frame is equal to the business of can receive identifier, if so, thening follow the steps
(8)；Otherwise, step (10) is executed after abandoning data frame；
(8) data frame is written：
(8a) filtering module exports data frame to full interconnecting and switching network module；
By the data channel gated, data frame is exported to buffer area module for (8b) full interconnecting and switching network module；
(8c) buffer area module judge data frame from externally input rate whether be 1000Mbps, if so, thening follow the steps
(8d)；Otherwise, step (8e) is executed；
(8d) sets the clock cycle in the register write channel of buffer area inside modules to 8ns, and channel bit wide is set as 8bit；
(8e) sets the clock cycle in the register write channel of buffer area inside modules to 80ns, and channel bit wide is set as
8bit；
(8f) by the register write channel of buffer area module, by the memory inside data frame writing module；
(9) buffer area module judges whether the frame length of data frame is more than business maximum frame length, if so, being held after abandoning data frame
Row step (11)；Otherwise, step (10) is executed；
(10) cyclic redundancy check data frame：
The bit sequence of data frame is moved to left 32 by (10a) buffer area module, using the numerical value of gained sequence as value to be verified；
(10b) with it is to be verified value divided by 79764919, using the remainder of gained as data frame check value；
(10c) judges whether data frame check value is equal to 4294967295, if so, thening follow the steps (10e)；Otherwise, step is executed
Suddenly (10d)；
(10d) buffer area module abandons data frame；
Write-in is completed signal and is set to high level by (10e) buffer area module；
(11) window is closed：
(11a) scheduler module is received from externally input system clock value；
(11b) when system clock value is equal to currently transmitted time point register value, window open signal is set to by scheduler module
Low level；
(12) scheduler module judges that write-in completes whether signal is high level, if so, after generating data frame output pulse, executes
Step (13)；Otherwise, step (14) is executed；
(13) data frame is read：
(13a) when buffer area module receives data frame and exports pulse, judge rate that data frame is output to the outside whether be
1000Mbps, if so, thening follow the steps (13b)；Otherwise, step (13c) is executed；
(13b) sets the clock cycle of the register read channel of buffer area inside modules to 8ns, and channel bit wide is set as
8bit；
(13c) sets the clock cycle of the register read channel of buffer area inside modules to 80ns, and channel bit wide is set as
8bit；
(13d) opens the register read channel of buffer area module, and data frame is read from the memory of inside modules；
(13e) buffer area module exports the data frame of reading to transponder；
(14) current window information is changed：
The next window information prefetched is stored in current window information register by scheduler module, and transponder completes data frame
Filtering and forwarding.
3. a kind of time triggered business retransmission method adapting to different transmission rates according to claim 2, feature exist
In the scheduling information described in step (2a) includes window opening time point, length of window, can receive business identifier, business
Maximum frame length, service input port serial number.
4. a kind of time triggered business retransmission method adapting to different transmission rates according to claim 2, feature exist
In the step of scheduling information acquisition methods described in step (2a), step (3a) is as follows：
The first step, scheduler module send out scheduling information read requests using the count value of meter reading address counter as address is read；
Second step, the scheduling information that scheduler module deposit is obtained from outside；
Third walks, and the window opening time point in scheduling information is added by scheduler module with length of window, gained and as window
Mouth shut-in time point.
5. a kind of time triggered business retransmission method adapting to different transmission rates according to claim 2, feature exist
In the step of 4-16 coding methods described in step (4d) is as follows：
The first step opens up 16 code registers in full interconnecting and switching network module；
The bits of original code of code registers is set as complete zero by second step；
Third walks, and the corresponding bit of input port serial number in code registers is set as 1, remaining bit remains unchanged；
4th step is encoded the bit code of code registers as the one-hot encoding of service input port serial number.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810110044.8A CN108429707B (en) | 2018-02-05 | 2018-02-05 | Time trigger service repeater and method adapting to different transmission rates |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810110044.8A CN108429707B (en) | 2018-02-05 | 2018-02-05 | Time trigger service repeater and method adapting to different transmission rates |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108429707A true CN108429707A (en) | 2018-08-21 |
| CN108429707B CN108429707B (en) | 2020-02-21 |
Family
ID=63156463
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810110044.8A Active CN108429707B (en) | 2018-02-05 | 2018-02-05 | Time trigger service repeater and method adapting to different transmission rates |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108429707B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111371622A (en) * | 2020-03-13 | 2020-07-03 | 黄东 | Multi-network isolation, selection and switching device and network resource allocation method |
| CN114143628A (en) * | 2021-11-15 | 2022-03-04 | 国网湖北省电力有限公司电力科学研究院 | Multi-rate digital acquisition device and method |
| CN116347277A (en) * | 2023-05-30 | 2023-06-27 | 深圳市聚鸿互联技术有限公司 | Self-adaptive rate channel switching method for optical network unit and optical network unit |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2566105A1 (en) * | 2011-09-02 | 2013-03-06 | Honeywell International Inc. | Time triggered ethernet system testing means and method |
| CN106559273A (en) * | 2017-01-19 | 2017-04-05 | 中国人民解放军国防科学技术大学 | Towards the self-adaptive service quality priority dispatching method of Time Triggered Ethernet |
| CN106850466A (en) * | 2017-02-22 | 2017-06-13 | 电子科技大学 | The retransmission method and device of packet in a kind of time-triggered network |
-
2018
- 2018-02-05 CN CN201810110044.8A patent/CN108429707B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2566105A1 (en) * | 2011-09-02 | 2013-03-06 | Honeywell International Inc. | Time triggered ethernet system testing means and method |
| CN106559273A (en) * | 2017-01-19 | 2017-04-05 | 中国人民解放军国防科学技术大学 | Towards the self-adaptive service quality priority dispatching method of Time Triggered Ethernet |
| CN106850466A (en) * | 2017-02-22 | 2017-06-13 | 电子科技大学 | The retransmission method and device of packet in a kind of time-triggered network |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111371622A (en) * | 2020-03-13 | 2020-07-03 | 黄东 | Multi-network isolation, selection and switching device and network resource allocation method |
| CN114143628A (en) * | 2021-11-15 | 2022-03-04 | 国网湖北省电力有限公司电力科学研究院 | Multi-rate digital acquisition device and method |
| CN114143628B (en) * | 2021-11-15 | 2024-03-15 | 国网湖北省电力有限公司电力科学研究院 | Multi-rate digital acquisition device and method |
| CN116347277A (en) * | 2023-05-30 | 2023-06-27 | 深圳市聚鸿互联技术有限公司 | Self-adaptive rate channel switching method for optical network unit and optical network unit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108429707B (en) | 2020-02-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7007095B2 (en) | Method and apparatus for unscheduled flow control in packet form | |
| US5625825A (en) | Random number generating apparatus for an interface unit of a carrier sense with multiple access and collision detect (CSMA/CD) ethernet data network | |
| US5802287A (en) | Single chip universal protocol multi-function ATM network interface | |
| US5668809A (en) | Single chip network hub with dynamic window filter | |
| US5640399A (en) | Single chip network router | |
| US5963543A (en) | Error detection and correction apparatus for an asynchronous transfer mode (ATM) network device | |
| CN108429707A (en) | A kind of time triggered business transponder and method adapting to different transmission rates | |
| CN110109872B (en) | Unified storage management device for remote sensing satellite heterogeneous data | |
| CN101551786B (en) | Manufacturing method of baud rate self-adaptive serial communication repeater | |
| US8165115B2 (en) | System for switching variable-length data packets of heterogeneous network and method for the same | |
| CN110417780A (en) | Customize the multi-channel high-speed data interface conversion module of Data Transport Protocol | |
| CN100589440C (en) | A network congestion control system and method for Internet | |
| CN100405786C (en) | Sharing cache dynamic threshold early drop device for supporting multi queue | |
| CN105975416B (en) | Multichannel friction speed data Transmission system based on FPGA | |
| CN101189843A (en) | Electronic device and method of communication resource allocation | |
| CN105553883A (en) | Multi-DSP data exchange apparatus based on FPGA | |
| CN105993148B (en) | Network interface | |
| CN112131153A (en) | Method for real-time communication by using serial port of ARM processor | |
| CN103973489B (en) | A kind of heterogeneous device centralized monitoring system | |
| CN115225587A (en) | Asynchronous terminal system scheduling optimization method based on constraint programming | |
| CN1984030A (en) | Method and device for controlling ATM network flow based on FPGA | |
| CN100372318C (en) | Parallel flow dispatching method for 10G network performance testing system | |
| CN100499516C (en) | Packet-switcher flow monitoring and inquiry method and line card picker | |
| CN106941488B (en) | Multi-layer protocol packet encapsulation device and method based on FPGA | |
| CN107911372A (en) | The method and apparatus that a kind of logic-based device realizes serial equipment access network based on ethernet |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |