CN108347660A - A kind of analog junction access device - Google Patents
A kind of analog junction access device Download PDFInfo
- Publication number
- CN108347660A CN108347660A CN201711487729.6A CN201711487729A CN108347660A CN 108347660 A CN108347660 A CN 108347660A CN 201711487729 A CN201711487729 A CN 201711487729A CN 108347660 A CN108347660 A CN 108347660A
- Authority
- CN
- China
- Prior art keywords
- circuit
- analog
- simulation
- signal
- access device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M1/00—Substation equipment, e.g. for use by subscribers
- H04M1/26—Devices for calling a subscriber
- H04M1/30—Devices which can set up and transmit only one digit at a time
- H04M1/50—Devices which can set up and transmit only one digit at a time by generating or selecting currents of predetermined frequencies or combinations of frequencies
- H04M1/505—Devices which can set up and transmit only one digit at a time by generating or selecting currents of predetermined frequencies or combinations of frequencies signals generated in digital form
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/0008—Selecting arrangements using relay selectors in the switching stages
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Telephonic Communication Services (AREA)
- Interface Circuits In Exchanges (AREA)
Abstract
The invention discloses a kind of analog junction access devices, belong to telephone communicating technology field.Device includes Analog Trunk Interface voice module, main control module and logic processing module, Analog Trunk Interface voice module includes Analog Trunk Interface circuit unit, caller identification and dual-tone multifrequency retransmission unit and codec unit, wherein caller identification and dual-tone multifrequency retransmission unit are used to simulate the touch-tone signal in four line signals and are decoded into the first digital signal and the frequency shift keyed signals in four line signals of the first digital signal and simulation are forwarded to logic processing module, logic processing module is used to the first digital signal and frequency shift keyed signals being sent to main control module, main control module is used to determine called subscriber according to the first digital signal, and frequency shift keyed signals are sent to called subscriber, called subscriber is according to the calling number of frequency shift keyed signals display of calling user.
Description
Technical field
The present invention relates to telephone communicating technology field, more particularly to a kind of analog junction access device.
Background technology
In program controlled system, the telephone set signal of local side after the access of simulative telephone interface device by realizing one
A small-sized local side communication switch system (abbreviation local side).User between local side and local side carries out information exchange, it is necessary to mould
It is quasi- to relay access device to complete.
Current analog junction access device is commonly used in access calling terminal local side treated analog signal, and by the mould
Quasi- signal is converted into digital signal after the processing such as a series of sampling, compression ＆ decompression, encoding and decoding, then passes through pulse
Coded modulation (Pulse Code Modulation, PCM switching centres) realizes the processing and exchange of digital signal.
By above-mentioned analog junction access device, for calling subscribe when carrying out one-stage dialing, called subscriber is known that master
It is the calling number of user, but when calling subscribe needs to carry out two-stage dialing, called subscriber can not display of calling user
Calling number dials into host B, and it needs to call by key-press input for example, when user A needs to carry out recall
User C when, host B can not show calling numbers of the user A by the user C of key-press input.
Invention content
In order to solve the problems, such as that Analog Trunk Interface device can not detect simultaneously display of calling number information in the prior art, this
Inventive embodiments provide a kind of analog junction access device.The technical solution is as follows：
The present invention provides a kind of analog junction access device, described device includes Analog Trunk Interface voice module, master
It includes Analog Trunk Interface circuit unit, incoming call display to control module and logic processing module, the Analog Trunk Interface voice module
Show and dual-tone multifrequency retransmission unit and codec unit,
The Analog Trunk Interface circuit unit is used to access the simulation two wires of the Analog Trunk Interface voice module
Signal is converted into four line signals of simulation, and the caller identification and dual-tone multifrequency retransmission unit are used for will be in four line signals of the simulation
Touch-tone signal be decoded into the first digital signal and by first digital signal and it is described simulation four line signals in frequency
Shift keyed signals are forwarded to the logic processing module, and the logic processing module is used for first digital signal and described
Frequency shift keyed signals are sent to the main control module；
The four line signal of the simulation that the codec unit is used to export the Analog Trunk Interface circuit unit
Voice signal is converted into the second digital signal, and second digital signal is sent to by the logic processing module described
Main control module；
The main control module is used to determine called subscriber according to first digital signal, and by the frequency shift keyed signals
It is sent to called subscriber, the called subscriber is according to the calling number of the frequency shift keyed signals display of calling user.
Further, the Analog Trunk Interface circuit unit includes protection circuit, electricity and balancing circuitry, 2/4 line is taken to turn
Circuit and user's line detection circuit are changed,
The protection circuit is used to carry out the simulation two wires signal incoming end of the Analog Trunk Interface circuit unit high
Pressure isolation, the feed power supply for taking electricity and balancing circuitry to be used to intercept the simulation two wires signal, and by the feed power supply
Altogether with the power supply of the analog junction access device, the 2/4 line conversion circuit is used for the conversion of simulation two wires signal
At four line signals of the simulation, user's line detection circuit is used under the control of the main control module to four lines of the simulation
Signal carry out Boll traits, simulation pluck, on-hook, polarity measurement of converse rotation, loopback test.
Further, the protection circuit is protective circuit of diode.
Further, the main control module includes ethernet circuit, is reported for downloading debugging routine and Boll traits, double
The detection of sound multiple-frequency signal reports, and the ethernet circuit is by the physical layer PHY circuit and transformer of the Ethernet network interface of 100M
The adaptive ethernet circuits of 10M/100M that circuit is constituted.
Further, the logic processing module includes on-site programmable gate array FPGA master chip, outer clock circuit
And configuration circuit, the outer clock circuit forms clock system with the phase lock circuitry inside the FPGA master chips, when described
Master slave system is used to provide work clock for the main control module, and the FPGA master chips read the journey stored in the configuration circuit
Sequence.
Further, the main control module is additionally operable to through bus interface to the self-defined deposit in the FPGA master chips
Device is configured and is read.
Further, the analog junction access device further includes back panel connector, for accessing the analog junction
Device is connect with backboard.
Further, the analog junction access device further includes buffering and driving circuit, passes through institute for the external world to be isolated
State the interference information that backboard is sent to the analog junction access device.
Further, the analog junction access device further includes station, plate processing module, in simulations after access
After device is connect by back panel connector with backboard, the device number and the equipment that obtain the backboard corresponding device are described
The mark of analog junction access device distribution.
Further, the analog junction access device further includes power module, and the power module includes hot connecting and disconnecting
Road.
The advantageous effect that technical solution provided in an embodiment of the present invention is brought is：
By the way that caller identification and dual-tone multifrequency retransmission unit is arranged, caller identification and dual-tone multifrequency retransmission unit are used for mould
Touch-tone signal in quasi- four line signals is decoded into the first digital signal and will be in four line signal of the first digital signal and simulation
Frequency shift keyed signals be forwarded to logic processing module, logic processing module is used for the first digital signal and frequency shift keyed signals
It is sent to main control module, main control module is used to determine called subscriber according to the first digital signal, and frequency shift keyed signals are sent
To called subscriber, called subscriber then can be according to the calling number of frequency shift keyed signals display of calling user.
Description of the drawings
To describe the technical solutions in the embodiments of the present invention more clearly, make required in being described below to embodiment
Attached drawing is briefly described, it should be apparent that, drawings in the following description are only some embodiments of the invention, for
For those of ordinary skill in the art, without creative efforts, other are can also be obtained according to these attached drawings
Attached drawing.
Fig. 1 is a kind of structural schematic diagram of communication system provided in an embodiment of the present invention；
Fig. 2 is a kind of structural schematic diagram of analog junction access device provided in an embodiment of the present invention；
Fig. 3 is a kind of structural schematic diagram of main control module provided in an embodiment of the present invention.
Specific implementation mode
To make the object, technical solutions and advantages of the present invention clearer, below in conjunction with attached drawing to embodiment party of the present invention
Formula is described in further detail.
In order to better understand the present invention, it following is a brief introduction of a kind of answering for analog junction access device provided by the invention
With scene, Fig. 1 is a kind of structural schematic diagram of communication system provided in an embodiment of the present invention, as shown in Figure 1, the system includes four
A telephone set J1, J2, J3 and J4, the first mould trunk interface device C1, the second Analog Trunk Interface device C2 and PCM (Pulse
Code Modulation, Chinese：Pulse code modulation), wherein it is small-sized to constitute one by J1, J2 and the first mould trunk interface device C1
Local side A, J3, J4 and the second Analog Trunk Interface device C2 constitute a small-sized local side B, lead between local side A and PCM switching centre P
An analog junction access device connection is crossed, passes through another analog junction access device between local side B and PCM switching centre C
Connection.
An embodiment of the present invention provides a kind of analog junction access device, Fig. 2 is a kind of mould provided in an embodiment of the present invention
The structural schematic diagram of quasi- relaying access device, as shown in Fig. 2, the device includes Analog Trunk Interface voice module 100, at logic
Manage module 200 and main control module 300.
Analog Trunk Interface voice module 100 includes Analog Trunk Interface circuit unit 110, caller identification and dual-tone multifrequency
Retransmission unit 120 and codec unit 130.
Analog Trunk Interface circuit unit 110 is used to access the simulation two wires letter of Analog Trunk Interface voice module 100
Number it is converted into four line signals of simulation, caller identification and dual-tone multifrequency retransmission unit 120 by Analog Trunk Interface circuit unit 110
For for the touch-tone signal in four line signals of the simulation to be decoded into the first digital signal and by the first digital signal
It is forwarded to logic processing module 200 with the frequency shift keyed signals in four line signals of simulation, logic processing module 200 is used for first
Digital signal and frequency shift keyed signals are sent to main control module 300.
Codec unit 130 is used to the voice signal for simulating four line signals being converted into the second digital signal, and by second
Digital signal is sent to main control module 300 by logic processing module 200.
Main control module 300 is used to determine called subscriber according to the first digital signal, and by frequency shift keyed signals be sent to by
It is user, called subscriber is according to the calling number of frequency shift keyed signals display of calling user.
The embodiment of the present invention is by being arranged caller identification and dual-tone multifrequency retransmission unit, caller identification and dual-tone multifrequency forwarding
Unit is used to the touch-tone signal simulated in four line signals being decoded into the first digital signal and by the first digital signal and mould
Frequency shift keyed signals in quasi- four line signals are forwarded to logic processing module, logic processing module be used for the first digital signal and
Frequency shift keyed signals are sent to main control module, and main control module is used to determine called subscriber according to the first digital signal, and by frequency displacement
Keying signal is sent to called subscriber, and called subscriber then can be according to the calling number of frequency shift keyed signals display of calling user.
Wherein, four line signals of simulation can be also converted into simulation two wires signal by Analog Trunk Interface circuit unit 110.Incoming call
A modulation /demodulation special chip CMX865A may be used in display and dual-tone multifrequency retransmission unit 120.
Specifically, the four line signal output interface of simulation of Analog Trunk Interface circuit unit 110 and caller identification and double-tone
Multifrequency retransmission unit 120 and codec unit 130 connect, and codec unit 130 passes through TDM (Time Division
Multiplex, Chinese：Time division multiplexing) bus connect with logic processing module 200, and logic processing module 200 passes through TDM
Bus is connect with main control module 300, and main control module 300 receives the second digital signal, wherein main control module 300 by TDM buses
For minimum systematic module.
Caller identification and dual-tone multifrequency retransmission unit 120 and codec unit 130 pass through SPI (Serial Peripheral
Interface, Serial Peripheral Interface (SPI)) bus connect with logic processing module 200, logic processing module 200 by spi bus with
Main control module 300 connects, for making main control module 300 to caller identification and dual-tone multifrequency retransmission unit 120 and codec unit
Parameter in 130 is configured.
Wherein, coding/decoding module 130 can also be used to the second digital signal being converted into four line signals of simulation.
Specifically, the LE78D11 of Zarlink productions may be used in the main core piece of coding/decoding module 130, which provides
The processing capacities of the encoding and decoding of independent two-way.The chip, which not only has, compiles solution function, but also can be that main control module 300 carries
For SPI interface, interactive information is provided between main control module 300 and caller identification and dual-tone multifrequency retransmission unit 120
Channel.And the chip interior has the Digital Signal Processing core of compact, can handle various signal sounds and generation parameter can
With the various call progress tones of variation.
Further, Analog Trunk Interface circuit unit 110 includes protection circuit, takes electricity and balancing circuitry, the conversion of 2/4 line
Circuit, user's line detection circuit.
Protect circuit be used for the simulation two wires signal incoming end of Analog Trunk Interface circuit unit 110 into horizontal high voltage every
From.
Wherein, protection circuit is protective circuit of diode.Protection diode P3100SC can be selected.Protection circuit is applied
Two wires signal incoming end is simulated, to prevent user's line is exposed to be struck by lightning outside, introducing high-voltage electricity causes internal low-voltage circuit
Damage.The protection circuit is located at the prime part of entire speech processing circuit, to the high pressure (up to 3KV) that circuit introduces carry out every
From playing certain protective action to back-end circuit.
It takes electricity and balancing circuitry to be used to intercept the feed power supply of simulation two wires signal, and feed power supply is connect with analog junction
Enter the power supply of device altogether.
Specifically, electricity and balancing circuitry is taken to realize interception simulation two wires using rectifier circuit S1ZB60 and peripheral circuit
The feed power supply that signal provides.
2/4 line conversion circuit is converted into four line signals of simulation for that will simulate two wires signal, and main control module 300 is for controlling
User's line detection circuit be used for simulation four line signals carry out Boll traits, simulation pluck, on-hook, polarity measurement of converse rotation, winding survey
Examination.
Alternatively, 2/4 line conversion circuit, which is additionally operable to will to simulate four line signals, is converted into simulation two wires signal.
Wherein, 2/4 line conversion circuit and user's line detection circuit are by the high core using capacitive coupling technique of integrated level
Piece is constituted.For example, the high special chip CPC5622 of integrated level may be used, the chip is using capacitance coupling circuit as prime
Termination power, it is middle compared with the prior art to be compared as prime termination power using transformer circuit, improve the reliable of circuit
Property, and reduce PCB (Printed Circuit Board, Chinese：Printed circuit board) cloth plate suqare.
Further, logic processing module 200 includes FPGA (Field-Programmable Gate Array, Chinese：
Field programmable gate array) master chip, outer clock circuit and configuration circuit, inside outer clock circuit and FPGA master chips
Phase lock circuitry forms clock system, and clock system is used to provide work clock for main control module, and FPGA master chips read configuration electricity
The program stored in road.
Specifically, FPGA master chips can select 10M08SCU169I7, which externally provides 130 pins ,+3.3V
Operating voltage, outer clock circuit be 16.384MHZ crystal oscillation clock circuit, with chip interior provide phase-locked loop circuit group
At clock system, all work clocks are provided for the logic chip, to meet job requirement.
Further, as shown in Fig. 2, main control module 300 is additionally operable to through Local Bus local bus interfaces to logic
The self-defined register in FPGA master chips in reason module 200 is configured and is read.
Fig. 3 is a kind of structural schematic diagram of main control module provided in an embodiment of the present invention, as shown in figure 3, main control module 300
Including central processing unit K1, RAM random access memory K2, ROM program read-only memory K3, buffer circuit K4, hardware watchdog electricity
Road K5, reset circuit K6, clock circuit K7 and ethernet circuit K8.
Wherein, RAM random access memory K2, ROM program read-only memory K3 and buffer circuit K4 by data/address bus,
Location bus and controlling bus are connect with central processing unit K1, and data/address bus and address bus are using the form being multiplexed.Hardware is seen
Door dog circuit K5, reset circuit K6, clock circuit K7 and ethernet circuit K8 are connect with central processing unit K1.
Specifically, buffer circuit K4 is arranged on Local Bus local bus.
Specifically, central processing unit K1 can select M82359 chips.RAM random access memory K2 can select two panels 16
Data width, model MT46V64M8 form the chip of 32 data/address bus.ROM program read-only memories K3 can be with selected amount
Memory spaces (BOOTROM) of the acp chip SST39VF040 of 4M as system start code.Buffer circuit K4 can be selected
The chip of model 74FCT541 is master chip, and the master chip of hardware watchdog circuit K5 can select IMP706.Clock circuit
The crystal oscillator that K7 is selected is 25MHZ.
In the present embodiment, PHY (Physical Layer, the Chinese of a 100M：Physical layer) chip passes through centre
The MILL mouths of reason device are connected to central processing unit K1, in addition ethernet circuit adaptive transformer circuit composition 10M/100M
The chip selection model LXT971ALE and Ethernet transformation of the PHY circuit of the Ethernet network interface of K8,10M Ethernet and 100M
Device.
Wherein, ethernet circuit K8 is reported for downloading debugging routine and Boll traits, in touch-tone signal detection
Report.And exchanging for realizing central processing unit K1 and extraneous IP packet data.
Further, analog junction access device further includes back panel connector 500, is filled for accessing the analog junction
It sets and is connect with backboard.Back panel connector 500 is connect with logic processing module 200.
Specifically, back panel connector 500 can select the connector of highdensity 110 core.
Further, outer for being isolated as shown in Fig. 2, analog junction access device further includes buffering and driving circuit 400
Boundary is sent to the interference information of analog junction access device by backboard.Buffering and driving circuit 400 are located at back panel connector 500
Between logic processing module 200.
Buffering and driving circuit 400 can select the chip of model 74FCT541 for master chip.
Further, analog junction access device further includes station, plate processing module 700, is stood, plate processing module 700
For after access device is connect by back panel connector 500 with backboard, obtaining the device number of backboard corresponding device in simulations
And the mark that equipment is the distribution of analog junction access device.Wherein, station number be equipment where analog junction access device (i.e.
Backboard) device number, plate number be the equipment be analog junction device distribution identity.
Further, analog junction access device further includes power module 600, for being supplied for analog junction access device
Electricity.Include plug-and-play circuit in power module 600, plug-and-play circuit is used to provide one smoothly for analog junction access device
Operating voltage.It can realize that analog junction access device is plugged not in the case where not powering off by the way that plug-and-play circuit is arranged
Influence whether the work of entire analog junction access device.The circuit can also provide one for entire analog junction access device
Very stable operating voltage.
Specifically, the master chip of model TPS2421 may be used in power module 600, which not only has hot plug
Function and also have power supply smoothing function, back-end circuit can be played a certain protective role.The core of power module 600
That chip is selected is MCP1820D and EN5339QI, and first item chip coordinates simple peripheral circuit that can be entire analog junction
Access device provides that power is bigger and the power supply of high quality, is mainly used for access+12V power supplys conversion output+5V power supplys.Second
The integrated level bigger of money chip interior has been internally integrated inductance, PWM (Pulse Width Modulation, Chinese：Pulse is wide
Degree modulation), MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor, Chinese：Metal oxygen
Compound half field effect transistor) etc. devices, outside only need add precision resistance, be just easily entire analog junction access device
The operating voltage of offer+3.3V, 2.5V ,+1.8V, 1.2V.
System electrification, main control module 300 will be initialized to analog junction voice module 100 when work.At this moment
All of the port simulates hook state in normal, is provided simultaneously with the Boll traits of analog line and the function of Check up polarity.Such as
Fruit local side is admitted to ringing-current according to business, this analog junction access device carries out simulation off-hook, if there is the flow of recall,
Present apparatus caller identification and dual-tone multifrequency transceiver module is then needed to send required first digital signal and the frequency displacement key
Control signal.Then by the audio access of local side, by being sent into after the completion of PCM exchange systems after 300 encoding and decoding of coding/decoding module
The communication function in face.
The foregoing is merely a prefered embodiment of the invention, is not intended to limit the invention, all in the spirit and principles in the present invention
Within, any modification, equivalent replacement, improvement and so on should all be included in the protection scope of the present invention.
Claims (10)
1. a kind of analog junction access device, which is characterized in that described device includes Analog Trunk Interface voice module, master control mould
Block and logic processing module, the Analog Trunk Interface voice module include Analog Trunk Interface circuit unit, caller identification and
Dual-tone multifrequency retransmission unit and codec unit,
The Analog Trunk Interface circuit unit is used to access the simulation two wires signal of the Analog Trunk Interface voice module
Four line signals of simulation are converted into, the caller identification and dual-tone multifrequency retransmission unit are used for will be double in four line signals of the simulation
Sound multiple-frequency signal be decoded into the first digital signal and by first digital signal and it is described simulation four line signals in frequency displacement key
Control signal is forwarded to the logic processing module, and the logic processing module is used for first digital signal and the frequency displacement
Keying signal is sent to the main control module；
The voice for the four line signal of the simulation that the codec unit is used to export the Analog Trunk Interface circuit unit
Signal is converted into the second digital signal, and second digital signal is sent to the master control by the logic processing module
Module；
The main control module is used to determine called subscriber according to first digital signal, and the frequency shift keyed signals are sent
To called subscriber, the called subscriber is according to the calling number of the frequency shift keyed signals display of calling user.
2. the apparatus according to claim 1, which is characterized in that the Analog Trunk Interface circuit unit includes protection electricity
Road takes electricity and balancing circuitry, 2/4 line conversion circuit and user's line detection circuit,
The protection circuit be used for the simulation two wires signal incoming end of the Analog Trunk Interface circuit unit into horizontal high voltage every
From, the feed power supply for taking electricity and balancing circuitry to be used to intercept the simulation two wires signal, and by the feed power supply and institute
State the power supply of analog junction access device altogether, the 2/4 line conversion circuit is used to simulation two wires signal being converted into institute
Four line signals of simulation are stated, user's line detection circuit is used under the control of the main control module to four line signals of the simulation
Carry out Boll traits, simulation pluck, on-hook, polarity measurement of converse rotation, loopback test.
3. the apparatus of claim 2, which is characterized in that the protection circuit is protective circuit of diode.
4. the apparatus of claim 2, which is characterized in that the main control module includes ethernet circuit, for downloading
Debugging routine and Boll traits report, and touch-tone signal detection reports, and the ethernet circuit is the Ethernet net by 100M
Mouthful the adaptive ethernet circuits of 10M/100M that constitute of physical layer PHY circuit and transformer circuit.
5. the apparatus according to claim 1, which is characterized in that the logic processing module includes field programmable gate array
FPGA master chips, outer clock circuit and configuration circuit, the outer clock circuit and the locking phase inside the FPGA master chips
Circuit forms clock system, and the clock system is used to provide work clock for the main control module, and the FPGA master chips are read
Take the program stored in the configuration circuit.
6. device according to claim 5, which is characterized in that the main control module is additionally operable to through bus interface to described
Self-defined register in FPGA master chips is configured and is read.
7. the apparatus according to claim 1, which is characterized in that the analog junction access device further includes backboard connection
Device, for the analog junction access device to be connect with backboard.
8. device according to claim 7, which is characterized in that the analog junction access device further includes buffering and driving
Circuit, for the extraneous interference information for being sent to the analog junction access device by the backboard to be isolated.
9. according to claim 1-8 any one of them devices, which is characterized in that the analog junction access device further includes
It stands, plate processing module, for after access device is connect by back panel connector with backboard, obtaining the backboard in simulations
The device number of corresponding device and the mark that the equipment is analog junction access device distribution.
10. according to claim 1-8 any one of them devices, which is characterized in that the analog junction access device further includes
Power module, the power module include plug-and-play circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711487729.6A CN108347660B (en) | 2017-12-29 | 2017-12-29 | Analog relay access device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711487729.6A CN108347660B (en) | 2017-12-29 | 2017-12-29 | Analog relay access device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108347660A true CN108347660A (en) | 2018-07-31 |
| CN108347660B CN108347660B (en) | 2020-09-15 |
Family
ID=62963435
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711487729.6A Active CN108347660B (en) | 2017-12-29 | 2017-12-29 | Analog relay access device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108347660B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112305404A (en) * | 2020-09-29 | 2021-02-02 | 上海兆芯集成电路有限公司 | Nuclear partition circuit and test device |
| CN113162654A (en) * | 2021-04-01 | 2021-07-23 | 中国人民解放军63629部队 | Digital multiplexer |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050008004A1 (en) * | 2003-05-16 | 2005-01-13 | Telconcept Usa Holdings, Inc. | System for transmitting emergency and notification messages over a phone line |
| CN1867006A (en) * | 2006-04-29 | 2006-11-22 | 山东天辉科技有限公司 | Method for instantly getting extension telephone by recalling group telephone exchange |
| CN101035155A (en) * | 2007-03-23 | 2007-09-12 | 华为技术有限公司 | Method and device for displaying the incoming call number |
| CN100479557C (en) * | 2007-03-14 | 2009-04-15 | 中兴通讯股份有限公司 | Wirelessaccess box fully-automatic compactible DTMF/FSK calling identity delivery method |
| US10306057B1 (en) * | 2016-01-07 | 2019-05-28 | William Sasso | Automatic call blocking and routing system and method |
-
2017
- 2017-12-29 CN CN201711487729.6A patent/CN108347660B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050008004A1 (en) * | 2003-05-16 | 2005-01-13 | Telconcept Usa Holdings, Inc. | System for transmitting emergency and notification messages over a phone line |
| CN1867006A (en) * | 2006-04-29 | 2006-11-22 | 山东天辉科技有限公司 | Method for instantly getting extension telephone by recalling group telephone exchange |
| CN100479557C (en) * | 2007-03-14 | 2009-04-15 | 中兴通讯股份有限公司 | Wirelessaccess box fully-automatic compactible DTMF/FSK calling identity delivery method |
| CN101035155A (en) * | 2007-03-23 | 2007-09-12 | 华为技术有限公司 | Method and device for displaying the incoming call number |
| US10306057B1 (en) * | 2016-01-07 | 2019-05-28 | William Sasso | Automatic call blocking and routing system and method |
Non-Patent Citations (1)
| Title |
|---|
| 苏志勋: "二号线电话***EM中继路由实现", 《市场周刊》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112305404A (en) * | 2020-09-29 | 2021-02-02 | 上海兆芯集成电路有限公司 | Nuclear partition circuit and test device |
| US11624782B2 (en) | 2020-09-29 | 2023-04-11 | Shanghai Zhaoxin Semiconductor Co., Ltd. | Core partition circuit and testing device |
| CN113162654A (en) * | 2021-04-01 | 2021-07-23 | 中国人民解放军63629部队 | Digital multiplexer |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108347660B (en) | 2020-09-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AR019561A1 (en) | COMMUNICATION NETWORKS WITH COMMUNICATION LINKS FOR SUBSCRIBERS OF THE TELEPHONE PUBLIC NETWORK. | |
| CN101577986A (en) | Mobile communication terminal | |
| CN108347660A (en) | A kind of analog junction access device | |
| CN100515100C (en) | System and method for exchanging modules in switch | |
| US8391473B2 (en) | Device providing phone services to phones plugged to a residential phone wiring that is not coupled to a central office telephone exchange | |
| US6829249B1 (en) | Voice-over internet protocol | |
| CN101355601B (en) | Network official telephone for digital microwave system and implementing method thereof | |
| CN101707641B (en) | Multifunctional IP voice communication telephone device | |
| CN201114579Y (en) | Inter-speaker and phone system interface device | |
| CN103297636B (en) | A kind of based on SHDSL multicast communication device systems and method | |
| KR100265071B1 (en) | Apparatus and method for interworking with the Internet in a private exchange system | |
| CN101645982B (en) | Method and service veneer for voice terminal simulation test | |
| CN103152559A (en) | Building visual intercom system and system audio as well as audio and video synchronous processing method | |
| CN206472186U (en) | Call terminal | |
| CN101242457B (en) | Realization method for virtual city call commentator | |
| CN101212639A (en) | Visual telephone terminal | |
| CN204258903U (en) | There is PSTN and the VOIP telephone system of internal switch function, management function | |
| CN108174312A (en) | A kind of VDF intelligent crossovers device and its cross method | |
| CN101656796A (en) | Method and device for forwarding PCM data by USB interface | |
| CN107612944A (en) | A kind of multifunction electronic class board system | |
| CN206865557U (en) | The integrated dispatching desk that one kind of multiple standards access simultaneously | |
| CN106791224A (en) | A kind of dispatching telephone tries the method and system and device of words automatically | |
| CN201860371U (en) | Audio gateway | |
| CN206077415U (en) | A kind of GPON networks MDU interface conversions and condition monitoring system | |
| CN101155387A (en) | Individual VoIP integral access equipment based on 3G data-voice double-channel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |