CN1082693C - Device for synchronous display of liquid crystal display screen and television set - Google Patents

Device for synchronous display of liquid crystal display screen and television set Download PDF

Info

Publication number
CN1082693C
CN1082693C CN 98115483 CN98115483A CN1082693C CN 1082693 C CN1082693 C CN 1082693C CN 98115483 CN98115483 CN 98115483 CN 98115483 A CN98115483 A CN 98115483A CN 1082693 C CN1082693 C CN 1082693C
Authority
CN
China
Prior art keywords
televisor
display
lcd panel
address
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 98115483
Other languages
Chinese (zh)
Other versions
CN1202685A (en
Inventor
张景嵩
何代水
沈季宏
刘峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inventec Corp
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to CN 98115483 priority Critical patent/CN1082693C/en
Publication of CN1202685A publication Critical patent/CN1202685A/en
Application granted granted Critical
Publication of CN1082693C publication Critical patent/CN1082693C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The present invention provides a device for the synchronous display of a liquid crystal display screen and a television set. A central processing unit drives a liquid crystal display driver; a redistribution logic circuit finishes converting a display address mode of a liquid crystal screen and a display address mode of a television set; a display controller generates new addresses required by the display of the television set, and simultaneously generates horizontal synchronous signals and vertical synchronous signals; a video signal generating circuit converts display data into video signals, and directly drives the display by combining with the horizontal synchronous signals and vertical synchronous signals, so that the television set and the liquid crystal display screen finish synchronous display without flickering in a convenient and economical mode so as to extend the display interfaces of liquid crystal display screen products.

Description

LCD Panel and televisor synchronous display device
The present invention relates to a kind of LCD Panel and televisor synchronous display device, refer to a kind of can be applicable in the general liquid crystal display electron product especially, to realize LCD Panel and the televisor device of softwares such as display message, leisure and teaching synchronously.
Press, present LCD Panel has been widely used in the various information products, and is especially in the application of products such as the sub-assistant of individual number (PDA), electronic dictionary (or notebook) and kneetop computer, remarkable especially.Because still there are some restrictions in the LCD Panel category information product that these are traditional in the design of its display interface, so hindered the range of application of these products and the exploitation and the popularization of going up related software thereof.
Along with the continuous progress of software development technique and the expansion day by day of electronic product usable range, the display mode of original single LCD Panel can not satisfy user's actual demand.So, if can effectively utilize the system for TV set of having popularized,, improve the deficiency of these traditional LCD Panel category information products in the display interface design, the not only economy but also practical way of then can yet be regarded as to expand the display interface of LCD Panel product.
Supervise in this, the inventor is at the general electronic product that utilizes LCD Panel as display interface now, study, and press, successfully design a kind of LCD Panel and TV function synchronous display device of making finally through constantly improvement for a long time.
Fundamental purpose of the present invention is to utilize now with LCD Panel as the liquid crystal display slot in the electronic product of display interface, mat increases a rerouting logical circuit (REMAP LOGIC) and simple televisor display control circuit, and adopt general static RAM (SRAM), can make televisor and LCD Panel realize the synchronous demonstration of flicker free, reach in easy and the most economic mode, expand the display interface ability of LCD Panel series products.
For reaching above-mentioned purpose, the present invention successfully designs a kind of LCD Panel and televisor synchronous display device, this device comprises liquid crystal display slot, a rerouting logical circuit, a static RAM, a display controller and a video signal generation circuit etc. of a central processing unit, a LCD driver, wherein this CPU (central processing unit) to drive LCD driver, makes LCD Panel show content corresponding by the liquid crystal display slot; The rerouting logical circuit is in order to the conversion between the demonstration addressing mode of the demonstration addressing mode of finishing LCD Panel and televisor, CPU (central processing unit) is able to by the liquid crystal display slot, the video data that the demonstration addressing mode of LCD Panel is exported is exported with the demonstration addressing mode of televisor; Static RAM is then in order to the video data of the demonstration addressing mode that stores the televisor that the rerouting logical circuit exported; Display controller shows required new address with producing televisor after initialization, and from static RAM the reading displayed data, produce level, vertical synchronizing signal simultaneously; Video signal generation circuit, the video data that will be read in static RAM is converted to vision signal, again in conjunction with level, vertical synchronizing signal with direct driving display.
For further understanding purpose of the present invention and technology contents thereof, be described in detail as follows especially exemplified by a preferred embodiment conjunction with figs.:
Fig. 1 is the circuit knot frame synoptic diagram of LCD Panel of the present invention and televisor synchronous display apparatus;
Fig. 2 is the explicit address knot frame synoptic diagram of LCD Panel of a preferred embodiment of LCD Panel of the present invention and televisor synchronous display apparatus;
Fig. 3 is that LCD Panel of the present invention is tied the frame synoptic diagram with the corresponding explicit address of the general television set of a preferred embodiment of televisor synchronous display apparatus;
Fig. 4 is the corresponding address table of rerouting Logic Circuit Design institute foundation of a preferred embodiment of LCD Panel of the present invention and televisor synchronous display apparatus;
Fig. 5 is the integrated circuit knot frame synoptic diagram of a preferred embodiment of LCD Panel of the present invention and televisor synchronous display apparatus;
Fig. 6 is the rerouting logical circuit knot frame synoptic diagram of a preferred embodiment of LCD Panel of the present invention and televisor synchronous display apparatus;
Fig. 7 is the circuit knot frame synoptic diagram of display controller of a preferred embodiment of LCD Panel of the present invention and televisor synchronous display apparatus.
Figure 1 shows that circuit knot frame synoptic diagram of the present invention, be LCD Panel of the present invention and televisor synchronous display device part in the frame of broken lines wherein, and the frame of broken lines outside is the demonstration knot frame part of the LCD Panel of general LCD Panel product, this general LCD Panel product directly drives LCD driver 3 by central processing unit 1 and liquid crystal display slot 2, produces video image on LCD Panel 4.
LCD Panel of the present invention and televisor synchronous display apparatus promptly utilize the OPADD and the data line of this liquid crystal display slot 2, to show the video data that slot 2 is exported through rerouting logical circuit 5, demonstration addressing mode with televisor writes static RAM 6, and then the new address that is produced according to display controller 8, read the video data in the static RAM 6, deliver in the shift registor 7 and handle, to produce the directly three-color electron beam (R of driving display, G, B) signal, the three-color electron beam signal is again after conversion equipment 9 carries out the conversion of VGA to RF signal, produce the receivable RG shows signal of televisor, make televisor, display and LCD Panel can show video image synchronously.
Fig. 2 is the explicit address structural representation of LCD Panel in the preferred embodiment of the present invention, when this LCD Panel shows with one 240 * 240 addressing mode, this LCD driver 3 constitutes its addressing system by eight address wires of A0~A7 and switching signal D/I and chip selection signal CS etc., and its addressing process is made up of following two steps:
(1) when switching signal be D/I when being 0, its data line D0-D7 is the PAGE value, i.e. the horizontal direction off-set value;
(2) when switching signal D/I is 1, address wire A0~A7 is the vertical offset value, and data line D0~D7 is a video data, and its each bit will be corresponding to a pixel of appropriate address on the LCD Panel.
Its addressing process is as shown in the table:
D/I D0~D7 A0~A7
0 The PAGE data (00H~13H) Invalid
1 Video data Address value (00~EF)
Because, two LCD driver are adopted in a preferred embodiment shown in the present, i.e. level 240 pixels that constituted of first driver and second driver, so also need consider chip selection signal CS, with the address of determining to set be preceding half block also or the back half block (half block comprises 160 pixels promptly, and back half block comprises 80 pixels).
Fig. 3 is the corresponding explicit address structural representation of televisor in the embodiments of the invention, the television scanning order is pressed from left to right in its address, from top to bottom arranges, because in this preferred embodiment, for simplifying the rerouting logic, it is 256 in the pixel of horizontal direction so get this televisor.
Fig. 4 is the corresponding relation synoptic diagram of aforementioned two kinds of structures in the embodiments of the invention, important evidence when this also is the design of rerouting logic, consult Fig. 2 and two kinds of structures shown in Figure 3 thus, the corresponding logical relationship that can try to achieve easily between the two is as follows, wherein VAn is the binary address of televisor, n=0~12, CS then is the chip selection signal value:
Work as D/I=I VA5=A0 then, A6=A1, VA7=A2, VA8=A3, VA9=A4, VA10=A5, VA1 1=A6, VA12=A7
Work as D/I=0, CS=0 (promptly selecting first driver) VA0=D0 then, VA1=D1, VA2=D2, VA3=D3, VA4=D4
CS=1 (promptly selecting second driver) VA0=D0 then, VA1=D1, VA2=-D2, VA3=D2+D3, VA4=1
By above relational expression as can be known, the rerouting logic of preferred embodiment shown in the present will be fairly simple, the corresponding explicit address VA5~VA12 of the televisor of the high eight-bit after the rerouting directly equates with the explicit address A0~A7 of LCD Panel, when chip selection signal value CS=0, the corresponding explicit address VA0~VA4 of low five televisor directly equates with the video data D0~D4 of LCD Panel; When chip selection signal value CS=1, also only there is simple logical relation between the corresponding explicit address VA0~VA4 of televisor and the video data D0~D4 of LCD Panel.
Press, the reason that the rerouting logic is simplified mainly is that the horizontal pixel element that shows of televisor is got 256 pixels in the present invention, but not 240 pixels of original LCD Panel, its 16 * 240 unnecessary pixels can utilize initialize routine when removing the LCD Panel picture, are removed.Because the demonstration of the LCD Panel that initialization is later is written will can not to involve in this part,, and can significantly simplify the circuit of rerouting logical circuit so it is for televisor askiatic also on picture shows.If without this processing, then will make circuit become very complicated.
Figure 5 shows that the integrated circuit structural representation of preferred embodiment of the present invention, its general liquid crystal display slot 10 of serving as reasons, demoder 11, display controller 12, static RAM 15, data working storage 14, part such as the conversion equipment 13 of shift registor 16 and VGA to RF signal is formed, wherein this demoder 11 is the rerouting logical circuit, in order to the conversion between the demonstration addressing mode of the demonstration addressing mode of finishing LCD Panel and televisor, after meaning is about to data that former liquid crystal shows that slot 10 is exported according to the address wire of liquid crystal display addressing mode and rearranges, generation meets televisor and shows the address wire VA0~VA12 of addressing mode (concrete structure of this two modes is at Fig. 2,3,4 and the explanation in narrated), and by data working storage 14, with this pattern video data SD0~SD2 is write static RAM 15, then, (MA0~MA12) reads the data in the static RAM 15 in the new address that is produced according to display controller 12, (MA0~MA12) reads the data in the static RAM 15 in the new address that is produced according to display controller 12, and after shift registor 16 is handled, can produce the three-color electron beam (R of direct driving display, G, B) signal is to reach the purpose of synchronous demonstration.
Fig. 6 is a rerouting logic circuit structure synoptic diagram, comprises first working storage 18, second working storage 19, first demoder 20 and second demoder 21 etc.Because, carry out (consulting shown in Figure 2) in two steps suddenly for the addressing of LCD Panel action in the present invention, so palpus is with two working storages 18,19.When central processing unit carries out addressing to LCD Panel, will produce and choose signal EN earlier by second demoder 21, to choose the circuit of this part, switch according to switching signal D/I again; When switching signal D/I=0,, be the page or leaf value of LCD Panel by the numerical value D0~D4 on second working storage, the 19 reading of data lines; When switching signal D/I=1, then read the address value A0~A7 on the address lines that is the address value (AD of LCD Panel by first working storage 18.At last, produce the address value VA0~VA12 that meets the televisor addressing mode through first demoder 20, and first demoder 20 itself also has temporary effect.
By as can be known aforementioned, the address wire that the present invention is exported after the rerouting logical circuit is handled has met the addressing mode that televisor shows, so can be directly as the address wire that static RAM is write.Figure 7 shows that the electrical block diagram of display controller of the present invention, the circuit of this display controller mainly comprises explicit address impact damper 22, data input buffer 27, address register 24, input working storage 26, data working storage 28, televisor demonstration control wafer 23, televisor display-memory 25 and video signal generation circuit etc., and wherein this video signal generation circuit comprises image controller 29 and color-code device 30.This televisor shows that control wafer 23 is behind initialization each working storage on it, promptly form interlace mode with 256 * 240, produce televisor and show required level, vertical synchronizing signal and new address, pass through address register 24 then, in display-memory 25, read required video data D0~D7 (each bit corresponds to a pixel of appropriate address on the television display screen), again through data working storage 28, by video signal generation circuit 29,30, after carrying out the processing of image control and color-code, output three-color electron beam signal, show level and the vertical synchronizing signal that control wafer 23 produces, directly driving display in conjunction with televisor.
For avoiding central processing unit to the action of reading of the write activity of static RAM and display controller to static RAM, when handling, clash, when central processing unit is desired update displayed storer 25, then its address is with locked be stored in first demoder 20 shown in Figure 6 (first demoder 20 has temporary effect as previously mentioned), and make video data be latched in input working storage 26, and during control wafer 23 produces new address, open address buffer 22 and data input buffer 27, so that video data is write in the static memory.Because the write activity frequency is lower, so, between twice continuous write activity, still have the time enough gap, so write fashionablely, and unlikelyly cause the data loss, also can not influence the show state of televisor.Therefore, contingent race problem when the present invention should effectively solve display-memory read and write, and can utilize cheap general static RAM as the display buffer, reach the synchronous display effect of LCD Panel and televisor.
In view of the above, the present invention really is a kind of original LCD driver of LCD Panel product of utilizing, utilize easy, the most economic mode, reach the flicker of televisor and LCD Panel, make the display interface of LCD Panel product be able to effective expansion with the purpose that cloth shows.Otherwise general VGA card all is to utilize the dual-port static random access memory, so the cost of its video memory is higher.
The above only is a preferred embodiment of the present invention, by the LCD driver of all kinds of LCD Panel products and the display packing difference that is adopted thereof, some differences may take place in its actual concrete circuit that should adopt, but, allly be familiar with this skill personage and change according to the various equivalence of spiritual institute of the present invention conduct and modify, must not take off the scope of patent of the present invention.

Claims (4)

1. LCD Panel and televisor synchronous display device is characterized in that, comprising:
One CPU (central processing unit) is responsible for the output video data;
One liquid crystal display slot drives LCD driver in order to the video data with CPU (central processing unit) output, makes LCDs show corresponding content;
One rerouting logical circuit, in order to the conversion between the demonstration addressing mode of the demonstration addressing mode of finishing LCD Panel and televisor, the video data that CPU (central processing unit) is exported by the liquid crystal display slot according to the demonstration addressing mode of LCD Panel is with the demonstration addressing mode output of televisor;
One static RAM shows the video data of addressing mode in order to the televisor that stores the output of rerouting logical circuit;
One display controller is in order to show required new address with producing televisor after the initialization, reading displayed data in static RAM, while and generation level, vertical synchronizing signal;
One shift registor in order to reading its video data in static RAM, and is converted to the directly vision signal of the three-color electron beam of driving display of generation, and in conjunction with level, vertical synchronizing signal with direct driving display;
The change-over circuit of one VGA to RF signal in order to the VGA conversion of signals is become the RF signal of televisor, shows with the video signal that drives televisor.
2. LCD Panel as claimed in claim 1 and televisor synchronous display device, it is characterized in that, wherein this rerouting logical circuit can be a demoder, this demoder is in order to the conversion between the demonstration addressing mode of the demonstration addressing mode of finishing LCD Panel and televisor, after being about to data that the liquid crystal display slot exports according to the address wire of liquid crystal display addressing mode and rearranging, generation meets the address wire that televisor shows addressing mode, and by the data working storage, with this pattern video data is write this static RAM, then, read data in the static RAM according to the new address that display controller produced, and after shift registor is handled, produce the three-color electron beam signal of direct driving display, to reach the purpose of synchronous demonstration.
3. LCD Panel as claimed in claim 1 or 2 and televisor synchronous display device, it is characterized in that, wherein this rerouting logical circuit comprises first working storage, second working storage, first demoder and second demoder, when central processing unit carries out addressing to LCD Panel, earlier by second demoder, signal is chosen in generation, to choose the circuit of this part, switches according to switching signal D/I again; When switching signal D/I=0,, be the PAGE value of LCD Panel by the numerical value on the second working storage reading of data line; When switching signal D/I=1, then read address value on the address wire by first working storage, that is the address value of LCD Panel, last, produce the address value that meets the televisor addressing mode through first demoder.
4. LCD Panel as claimed in claim 3 and televisor synchronous display device, it is characterized in that, wherein this display controller comprises the explicit address impact damper, data input buffer, address register, the input working storage, the data working storage, televisor shows control wafer, televisor display-memory and video signal generation circuit, this televisor shows that control crystal is behind initialization each working storage on it, promptly with interlace mode, produce televisor and show required level, vertical synchronizing signal and new address, pass through address register then, in display-memory, read required video data, again through the data working storage, pass through video signal generation circuit, after carrying out the processing of image control and color-code, output three-color electron beam signal, show level and the vertical synchronizing signal that control wafer produces in conjunction with televisor, direct driving display, when the central processing unit desire is upgraded static RAM, then its address is stored in first demoder locked, and make video data be latched in the input working storage, and during control wafer produces new address, open address buffer and data input buffer, so that video data is write in the static RAM.
CN 98115483 1998-07-08 1998-07-08 Device for synchronous display of liquid crystal display screen and television set Expired - Fee Related CN1082693C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 98115483 CN1082693C (en) 1998-07-08 1998-07-08 Device for synchronous display of liquid crystal display screen and television set

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 98115483 CN1082693C (en) 1998-07-08 1998-07-08 Device for synchronous display of liquid crystal display screen and television set

Publications (2)

Publication Number Publication Date
CN1202685A CN1202685A (en) 1998-12-23
CN1082693C true CN1082693C (en) 2002-04-10

Family

ID=5224601

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 98115483 Expired - Fee Related CN1082693C (en) 1998-07-08 1998-07-08 Device for synchronous display of liquid crystal display screen and television set

Country Status (1)

Country Link
CN (1) CN1082693C (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109243357B (en) * 2018-11-12 2021-11-12 中国科学院微电子研究所 Driving circuit and method for pixel scanning
TWI760974B (en) * 2020-12-17 2022-04-11 新唐科技股份有限公司 Processor chip and method of updating display information

Also Published As

Publication number Publication date
CN1202685A (en) 1998-12-23

Similar Documents

Publication Publication Date Title
JP3253481B2 (en) Memory interface circuit
US4922238A (en) Method and system for smooth scrolling of a displayed image on a display screen
EP0757833A1 (en) Variable pixel depth and format for video windows
US6340959B1 (en) Display control circuit
KR960011828A (en) Display controller
US20010043206A1 (en) Display control device
US5657044A (en) Liquid crystal display converter
CN1082693C (en) Device for synchronous display of liquid crystal display screen and television set
JPH11282437A (en) Interface device of liquid-crystal display panel
JPH08211849A (en) Display control device
JPH06110411A (en) Simple matrix driving type liquid crystal display device
JPH08146926A (en) Driving device for liquid crystal display panel
JPH04232993A (en) Image data recording and display circuit
JP2001249644A (en) Liquid crystal display device
JP3475381B2 (en) Data controller
JPH0535209A (en) Divided screen driving system for liquid crystal display device
JPH04317099A (en) Moving picture applicable frame buffer
JP3296645B2 (en) Two-screen drive circuit
JP2939648B2 (en) LCD display control method
JP2000125222A (en) On-screen display device
JPH03164793A (en) Liquid crystal display device
JPH03188492A (en) Data control system for image display device
JP3470925B2 (en) Display device
SU1462405A1 (en) Device for displaying information
CN114822385A (en) Write protection circuit of LED display driving chip

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20020410

Termination date: 20100708