CN108053800B - Display device and driving method thereof - Google Patents

Display device and driving method thereof Download PDF

Info

Publication number
CN108053800B
CN108053800B CN201810074392.4A CN201810074392A CN108053800B CN 108053800 B CN108053800 B CN 108053800B CN 201810074392 A CN201810074392 A CN 201810074392A CN 108053800 B CN108053800 B CN 108053800B
Authority
CN
China
Prior art keywords
rows
pixel units
compensation
scanning
voltages
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810074392.4A
Other languages
Chinese (zh)
Other versions
CN108053800A (en
Inventor
许清泉
卓圣田
杨智超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chipone Technology Beijing Co Ltd
Original Assignee
Chipone Technology Beijing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chipone Technology Beijing Co Ltd filed Critical Chipone Technology Beijing Co Ltd
Priority to CN201810074392.4A priority Critical patent/CN108053800B/en
Publication of CN108053800A publication Critical patent/CN108053800A/en
Application granted granted Critical
Publication of CN108053800B publication Critical patent/CN108053800B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3607—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The application discloses a display device and a driving method thereof, the display device includes: each pixel unit is connected with one corresponding scanning line to receive a corresponding grid driving signal, and each pixel unit is connected with one corresponding data line to receive a corresponding gray scale voltage; the equalization module generates at least one equalization voltage according to the selected gray scale voltages, the non-scanning stage comprises a compensation interval, and the equalization module outputs the corresponding equalization voltage through a plurality of data lines in the compensation interval. According to the display device and the driving method of the display device, the equalizing voltage can be provided to each data line according to the selected gray scale voltage in the non-scanning stage of the image frame, so that the charging time when each pixel unit is conducted is basically uniform.

Description

Display device and driving method thereof
Technical Field
The present invention relates to the field of display technologies, and more particularly, to a display device and a driving method thereof.
Background
Currently, the mainstream Display devices mainly include Liquid Crystal Displays (LCDs) and Organic Light-Emitting diodes (OLEDs). Among them, the liquid crystal display device has the advantages of low radiation, small volume and low energy consumption, and is widely applied to electronic products such as notebook computers, flat televisions or mobile phones; the display device based on the organic light emitting diode has the excellent characteristics of no need of a backlight source, high contrast, thin thickness, wide viewing angle, high response speed, wide use temperature range, simpler structure and manufacture process and the like, can be used for a flexible panel, and therefore, the display device based on the organic light emitting diode is continuously and widely popularized and applied in the display market. The following description will be made of a background art using a liquid crystal display device as an example.
Fig. 1 is a schematic diagram illustrating an operation timing of a conventional liquid crystal display device.
Fig. 2 is a schematic diagram showing the correspondence relationship between each region of a conventional liquid crystal display device and each section in one image frame.
The pixel array 11 of the liquid crystal display device 10 is generally a rectangular array, and the display means that each pixel unit in the pixel array is scanned to sequentially turn on each row of pixel units Line 1 to Line q, where q is a non-zero natural number.
After the display pointer moves from the first pixel unit of a row of pixel units in the pixel array to the last pixel unit of the row, it is necessary to switch from the last pixel unit of the row to the first pixel unit of the next row to start the scanning process of the pixel units of the next row, i.e. row switching, which requires a certain time.
After the display pointer finishes scanning the last pixel unit of the last Line of pixel units Line [ q ] of the pixel array, the last pixel unit of the last Line of pixel units Line [ q ] needs to be switched to the first pixel unit of the first Line of pixel units Line [1] to start the scanning process of the next image frame, namely frame switching, and similarly, frame switching also needs a certain time.
In order to satisfy the line switching and frame switching time, in the related art, one image frame of the liquid crystal display device includes a scanning phase and a non-scanning phase in time sequence. The display pointer is sequentially conducted with each row of pixel units in the scanning stage, and the display pointer finishes the processes of row switching, frame switching and the like in the non-scanning stage. In the non-scanning stage, each pixel unit in the pixel array is not conducted.
As shown in fig. 1 and 2, in one image frame: setting a Front Vertical Front Port (VFP) interval before the start of each scanning phase and a Back Vertical Back Port (VBP) interval after the end of each scanning phase to meet the time required for frame switching; furthermore, a Front Horizontal Front Porch (HFP) interval is set before the scanning process of each line of pixel units is started, and a rear Horizontal Back Porch (HBP) interval is set after the scanning process of each line of pixel units is finished, so as to meet the time required for line switching.
Fig. 3 is a schematic diagram showing a structure of one pixel unit in a conventional liquid crystal display device.
As shown in FIG. 3, the pixel unit includes a thin film transistor T and a pixel capacitor CLCAnd liquid crystal molecules (not shown), wherein the pixel capacitance CLCFormed of pixel electrodes and common electrodesThe pixel electrode is connected to the drain of the thin film transistor T, and the common electrode is connected to a reference ground. The source electrode of the thin film transistor T receives the gray scale voltage S through a corresponding data line, and the gate electrode of the thin film transistor T receives the gate driving signal G through a corresponding scan line.
When the pixel unit is scanned, the gate of the thin film transistor T receives an effective gate driving signal G, so that the thin film transistor T is turned on, and the thin film transistor T transmits the gray scale voltage S received by the source thereof to the pixel electrode, so that the electric field environment where the liquid crystal molecules are located is changed, thereby changing the light transmittance of the pixel unit, i.e., the display brightness.
If the pixel cell is located in the first row of the pixel array, there is a long non-scanning period (VFP interval and VBP interval for implementing frame switching) before the pixel cell is scanned, during which the source of the tft in the pixel cell receives a low level voltage, and thus the source of the tft is not charged, so that the source of the tft requires a long charging time when the pixel cell is scanned.
If another row of pixel cells is just scanned before the pixel cell is scanned, the source of the thin film transistor in the pixel cell can be charged through the data line, and thus the source of the thin film transistor requires a short charging time or discharging time when the pixel cell is scanned.
Therefore, the charging conditions of the pixel units in each row in the pixel array are not completely consistent, so that the display device has display problems such as bright lines or dark lines.
Disclosure of Invention
In view of the above, the present invention provides a display device and a driving method thereof, which can substantially equalize the charging conditions of the pixel units, thereby suppressing or eliminating the display problems caused by the non-uniformity of the charging conditions of the pixel units, such as dark lines, bright lines, etc.
According to an aspect of the present invention, there is provided a display apparatus, wherein one image frame of the display apparatus includes a scan stage and a non-scan stage, the display apparatus including: each pixel unit is connected with one corresponding data line to receive corresponding gray scale voltage; the grid driving module is used for providing corresponding grid driving signals through a plurality of scanning lines respectively so as to scan the pixel units in sequence in the scanning stage; the display device comprises a source electrode driving module, an equalization module and a non-scanning stage, wherein the source electrode driving module provides corresponding gray scale voltages through a plurality of data lines, the equalization module generates at least one equalization voltage according to the selected gray scale voltages, the non-scanning stage comprises a compensation interval, and the equalization module outputs the corresponding equalization voltage through the data lines in the compensation interval.
Preferably, the plurality of pixel units are arranged in a rectangular array with n rows and m columns, n and m are non-zero natural numbers, the pixel units in the 1 st to n th rows are respectively and correspondingly connected with the 1 st to n th scanning lines, and the pixel units in the 1 st to m th columns are respectively and correspondingly connected with the 1 st to m th data lines.
Preferably, k rows of the pixel units in n rows of the pixel units are respectively used as k target rows, j rows of the pixel units in n rows of the pixel units are respectively used as j reference rows, the equalizing module generates j equalizing voltages according to the gray scale voltages received when the 1 st to j reference rows are turned on, k and j are non-zero natural numbers, and in the compensation interval before each target row is scanned, the equalizing module outputs one of the j equalizing voltages through the plurality of data lines.
Preferably, the equalizing module generates j equalizing voltages according to an average value of the gray scale voltages received when the reference rows 1 to j are turned on, respectively.
Preferably, the equalization module comprises: the storage unit is used for storing the positions and/or the conduction time sequences of the preset j reference rows in the pixel units of the n rows; and the voltage generation unit is connected with the storage unit and used for generating j equalizing voltages according to the gray scale voltages received when the 1 st to j reference rows positioned on the pre-storage position are conducted.
Preferably, each of said image frames comprises one of said scanning phases and one of said compensation intervals, the compensation interval comprises j compensation sub-intervals, the compensation interval precedes the scanning phase, the pixel units in the 1 st row are preset as the target row, the pixel units in the n-j +1 th to n th rows are preset as the 1 st to j reference rows of the current image frame, the gate driving module is used for sequentially scanning the pixel units on the 1 st to nth rows in the scanning phase of the current image frame, the equalizing module is used for generating the equalizing voltages from 1 st to j of the current image frame according to the gray scale voltages received when the j reference rows of the current image frame are conducted, and respectively outputting the equalization voltages of 1 st to j th of the previous image frame through the data lines in the compensation subintervals of 1 st to j th.
Preferably, each image frame includes p image sub-frames, each image sub-frame includes one scanning stage and one compensation section, p is a natural number greater than 1 and n and j are integer multiples of p, the compensation section precedes the scanning stage in each image sub-frame, the compensation section includes j/p compensation sub-sections, the pixel unit in the 1 st row of the n/p rows of the pixel units is preset as the target row, the pixel unit in the n/p rows of the pixel units is preset as the 1 st to j/p reference rows of the current image sub-frame, the gate driving module is configured to scan the n/p rows of the pixel units in turn in the scanning stage in each image sub-frame, the equalization module is used for generating 1 st to j/p equalization voltages of the current image subframe according to the gray scale voltage received when j/p reference rows in the current image subframe are conducted, and outputting 1 st to j/p equalization voltages of the previous image subframe through the plurality of data lines in the 1 st to j/p compensation subintervals.
Preferably, the width of each compensation subinterval is equal to the time for which each row of the pixel units is scanned once.
Preferably, the pixel unit includes a liquid crystal-based pixel unit or an organic light emitting diode-based pixel unit.
According to another aspect of the present invention, there is also provided a driving method for a display device, the display device including a plurality of pixel units, each of the pixel units being connected to a corresponding one of the scan lines to receive a corresponding gate driving signal, each of the pixel units being connected to a corresponding one of the data lines to receive a corresponding gray scale voltage, wherein the driving method includes: dividing an image frame into a scanning phase and a non-scanning phase; providing corresponding gate drive signals to a plurality of scanning lines respectively so as to scan the pixel units in sequence in a certain order in the scanning stage; providing corresponding gray scale voltages to the data lines respectively; generating at least one equalizing voltage according to a plurality of selected gray scale voltages; and setting a compensation interval in the non-scanning stage, wherein the compensation interval provides the corresponding equalizing voltage for the plurality of data lines.
Preferably, the plurality of pixel units are arranged in a rectangular array with n rows and m columns, n and m are non-zero natural numbers, the pixel units in the 1 st to n th rows are respectively and correspondingly connected with the 1 st to n th scanning lines, and the pixel units in the 1 st to m th columns are respectively and correspondingly connected with the 1 st to m th data lines.
Preferably, j of the n rows of the pixel units are respectively used as j reference rows, j is a non-zero natural number, and the step of generating at least one equalizing voltage according to the selected gray scale voltages includes: j equalizing voltages are generated according to the gray scale voltages received when the 1 st to j reference rows are conducted respectively.
Preferably, each of the equalizing voltages is equal to an average value of the gray scale voltages received when each of the reference rows is turned on.
Preferably, k rows of the pixel units in the n rows of the pixel units are respectively used as k target rows, k is a non-zero natural number, and in the compensation interval, the step of providing the corresponding equalization voltages to the plurality of data lines includes: supplying one of the j equalization voltages to the plurality of data lines in the compensation interval before each of the target rows is scanned.
Preferably, each image frame includes one scan stage and one compensation section, in the current image frame, the pixel units in the 1 st to n th rows are scanned in the scan stage in sequence, the compensation section precedes the scan stage, the pixel units in the 1 st row serve as the target row, the pixel units in the n-j +1 st to n th rows serve as the 1 st to j reference rows of the current image frame, the equalization voltages in the 1 st to j th rows of the current image frame are generated according to the gray scale voltages received when the j reference rows of the current image frame are turned on, the compensation section includes j compensation subintervals, and in the 1 st to j compensation subintervals, the data lines respectively receive the equalization voltages in the 1 st to j th rows of the previous image frame.
Preferably, each image frame includes p image sub-frames, each image sub-frame includes one scanning stage and one compensation interval, p is a natural number greater than 1 and n and j are integer multiples of p, in each image sub-frame, n/p rows of the pixel units are scanned in the scanning stage in sequence, the compensation interval precedes the scanning stage, the pixel unit of the 1 st row in the n/p rows of the pixel units is used as the target row, the pixel unit of the n/p rows of the pixel units is used as the 1 st to j/p reference rows of the current image sub-frame, the equalization voltages of the 1 st to j/p rows of the current image sub-frame are generated according to the gray scale voltages received when the j/p reference rows of the current image sub-frame are turned on, the compensation intervals comprise j/p compensation subintervals, and in the 1 st to j/p compensation subintervals, the data lines respectively receive the 1 st to j/p equalizing voltages of the previous image subframe.
Preferably, the width of each compensation subinterval is equal to the time for which each row of the pixel units is scanned once.
According to the display device and the driving method of the display device of the embodiments of the invention, the equalizing voltage can be applied to each pixel unit according to the selected gray scale voltage in the non-scanning stage of the image frame, so that the charging conditions of each pixel unit in the pixel array are basically uniform, and the display problems of dark lines, bright lines and the like are suppressed or eliminated.
Drawings
The above and other objects, features and advantages of the present invention will become more apparent from the following description of the embodiments of the present invention with reference to the accompanying drawings.
Fig. 1 is a timing diagram illustrating an operation of a conventional liquid crystal display device.
Fig. 2 is a schematic diagram illustrating the correspondence relationship between each region of a conventional liquid crystal display device and each section in one image frame.
Fig. 3 is a schematic diagram showing a structure of one pixel unit in a conventional liquid crystal display device.
Fig. 4 shows an equivalent structure diagram of a display device according to a first embodiment of the present invention.
Fig. 5a shows a timing diagram of an image frame of the display device according to the first embodiment of the invention.
Fig. 5b shows another timing diagram of one image frame of the display device according to the first embodiment of the present invention.
Fig. 6 is a flowchart illustrating a driving method of a display device according to a second embodiment of the present invention.
Detailed Description
The invention will be described in more detail below with reference to the accompanying drawings. Like elements in the various figures are denoted by like reference numerals. For purposes of clarity, the various features in the drawings are not necessarily drawn to scale. Moreover, certain well-known elements may not be shown in the figures.
In the following description, numerous specific details of the invention, such as structure, materials, dimensions, processing techniques and techniques of the devices are described in order to provide a more thorough understanding of the invention. However, as will be understood by those skilled in the art, the present invention may be practiced without these specific details.
The present invention may be embodied in various forms, some examples of which are described below.
Fig. 4 shows an equivalent structure diagram of a display device according to a first embodiment of the present invention.
As shown in fig. 4, the display device 100 includes a gate driving module 110, a source driving module 120, a plurality of pixel units 130, and an equalizing module 140. One image frame Df of the display apparatus 100 includes a scan phase and a non-scan phase, which includes a compensation interval Pc. The pixel unit may be a liquid crystal-based pixel unit or an organic light emitting diode-based pixel unit, and the following description will be given by taking the liquid crystal-based pixel unit as an example.
Each pixel unit 130 includes a thin film transistor T and a plurality of pixel capacitors C formed between a pixel electrode and a common electrodeLC. To maintain the voltage across the pixel capacitance between update periods, a storage capacitance Cs may be coupled to the pixel capacitance C in each pixel cell 130LCConnected in parallel to enable the voltage across the pixel capacitance to be maintained for a longer time. In each pixel unit 130, a pixel capacitance CLCThe grid electrode of the thin film transistor is connected with a corresponding scanning line to receive a corresponding grid electrode driving signal, and the source electrode of the thin film transistor is connected with a corresponding data line to receive a corresponding gray scale voltage. In each pixel unit 130, when the gate of the thin film transistor T receives an effective gate driving signal, the gate is turned on, and the gray scale voltage received by the source of the thin film transistor T is transmitted to the pixel electrode through the thin film transistor T, thereby changing the pixel capacitance CLCAn electric field acting on the liquid crystal molecules, that is, by changing the orientation of the liquid crystal molecules, achieves light transmittance corresponding to gray scale voltages. The gate drive signal is equal to, for example, a high level Vgh when active and equal to a low level Vgl when inactive.
In the present embodiment, the plurality of pixel units 130 are arranged in a rectangular array of n rows and m columns, where n and m are non-zero natural numbers. The gates of the TFTs T in the pixel units 130 of the 1 st to nth rows are respectively and correspondingly connected to the 1 st to nth scan lines to respectively receive the gate driving signals G [1] to G [ n ], and the sources of the TFTs T in the pixel units 130 of the 1 st to mth rows are respectively and correspondingly connected to the 1 st to mth data lines to respectively receive the corresponding gray scale voltages S [1] to S [ m ]. However, in some other embodiments of the present invention, the plurality of pixel units 130 may be arranged in other non-rectangular arrays (e.g., trapezoidal, etc.), and one skilled in the art can design the arrangement of the plurality of pixel units as desired.
The gate driving module 110 provides corresponding gate driving signals G [1] to G [ n ] to the gates of the thin film transistors T in the n rows of pixel units through n scan lines, respectively, to scan each thin film transistor T in a certain order within a scan phase, so that the thin film transistors T in each row are sequentially turned on.
The source driving module 120 provides the corresponding gray scale voltages S1 to S m to the sources of the TFTs T of the pixel units 130 through the m data lines, respectively.
The equalizing module 140 is connected to each data line to generate at least one equalizing voltage Vba according to the selected plurality of gray scale voltages, and in the compensation interval Pc of each image frame, the equalizing module 140 outputs the corresponding equalizing voltage Vba to the source of each thin film transistor through the m data lines.
In this embodiment, k rows of pixel units in n rows of pixel units are respectively used as k target rows, j rows of pixel units in n rows of pixel units are respectively used as j reference rows, the equalizing module 140 generates j equalizing voltages Vba according to gray scale voltages received when the 1 st to j reference rows are turned on, and k and j are all non-zero natural numbers. In the compensation interval Pc before each target row is scanned, the equalizing module 140 outputs one of j equalizing voltages to the sources of the respective tfts in the pixel array through the m data lines.
As a preferred embodiment, the equalizing module 140 generates j equalizing voltages according to the average value of the gray scale voltages received when the reference rows 1 to j are turned on, respectively. However, the embodiments of the present invention are not limited thereto, and in some other embodiments, a person skilled in the art may use other algorithms to obtain the equalization voltage according to needs. For example, in some embodiments, the gray scale voltages received when the reference columns 1 to j are turned on may be divided into positive values or negative values, and then the positive gray scale voltages and the negative gray scale voltages are respectively operated to obtain the equalizing voltage.
The equalizing module 140 includes a storage unit for storing the positions and the turn-on timings of the preset j reference rows in the n rows of pixel units, and a voltage generating unit connected to the storage unit to generate j equalizing voltages according to the gray scale voltages received when the 1 st to j reference rows in the pre-stored positions are turned on.
Fig. 5a shows a timing diagram of an image frame of the display device according to the first embodiment of the invention. Each image frame Df comprises a scan phase scan _ phase and a compensation interval Pc, and the compensation interval Pc precedes the scan phase scan _ phase.
In the current image frame Df: the pixel units in the 1 st to n th rows are scanned in sequence in a scanning phase scan _ phase, the pixel unit in the 1 st row is used as a target row, and the pixel units in the (n-j + 1) th to n th rows are used as the reference rows from 1 st to j of the current image frame Df; the equalizing module 140 generates equalizing voltages from 1 st to j of the current image frame according to the gray scale voltages received when the j reference rows of the current image frame Df are turned on.
The compensation section Pc includes j compensation subintervals Pc _ sub 1 to Pc _ sub j, and the equalizing module 140 respectively and uniformly outputs the 1 st to j equalizing voltages Vba of the previous image frame through m data lines in the 1 st to j compensation subintervals of the current image frame.
Preferably, the width of each compensation subinterval is equal to the time for which each row of pixel cells is scanned once.
Fig. 5b shows another timing diagram of one image frame of the display device according to the first embodiment of the present invention. Each image frame Df comprises p image subframes Df _ sub, each image subframe Df _ sub comprises a scan phase and a compensation interval Pc, the compensation interval Pc precedes the scan phase, p is a natural number greater than 1, and n and j are integer multiples of p, respectively.
In each image sub-frame Df _ sub: the n/p rows of pixel units are sequentially scanned in a scanning phase scan _ phase, the 1 st row of pixel units in the n/p rows of pixel units is used as a target row, and the n/p-j/p +1 to n/p rows of pixel units in the n/p rows of pixel units are used as the 1 st to j/p th reference rows of the current image subframe Df _ sub; the equalizing module 140 generates equalizing voltages from 1 st to j/p th of the current image sub-frame Df _ sub according to the gray scale voltages received when the j/p reference rows of the current image sub-frame Df _ sub are turned on.
The compensation section Pc includes j/p compensation sub-sections Pc _ sub [1] to Pc _ sub [ j/p ], and the equalizing module 140 respectively and uniformly outputs 1 st to j/p equalizing voltages of the previous image sub-frame Df _ sub through m data lines in the 1 st to j/p compensation sub-sections of the current image sub-frame Df _ sub.
Preferably, the width of each compensation subinterval is equal to the time for which each row of pixel cells is scanned once.
Fig. 6 is a flowchart illustrating a driving method of a display device according to a second embodiment of the present invention. Including steps S210 to S250.
The display device comprises a plurality of pixel units, each pixel unit comprises a thin film transistor and a pixel capacitor, in each pixel unit, the pixel capacitor is connected between the drain electrode of the thin film transistor and a reference ground, the grid electrode of each thin film transistor is connected with a corresponding scanning line to receive a corresponding grid driving signal, and the source electrode of each thin film transistor is connected with a corresponding data line to receive a corresponding gray scale voltage. Specifically, in this embodiment, the plurality of pixel units are arranged in a rectangular array with n rows and m columns, where n and m are non-zero natural numbers, gates of the thin film transistors in the pixel units in the 1 st to n rows are respectively connected to the 1 st to n scan lines, and sources of the thin film transistors in the pixel units in the 1 st to m columns are respectively connected to the 1 st to m data lines. Other details are substantially the same as those of the display device according to the first embodiment of the present invention, and are not repeated herein.
In step S210, one image frame is divided into a scanning phase and a non-scanning phase, and a compensation interval is set in the non-scanning phase.
In step S220, the corresponding gate driving signals are respectively provided to the plurality of scan lines to scan the thin film transistors in a certain order in the scan stage.
In step S230, the m data lines are respectively supplied with corresponding gray scale voltages.
In step S240, at least one equalizing voltage is generated according to the selected plurality of gray scale voltages. The pixel units in the j rows of the pixel units in the n rows are respectively used as j reference rows, j is a non-zero natural number, and j equalizing voltages are generated according to gray scale voltages received when the 1 st to j reference rows are conducted.
Preferably, each of the equalizing voltages is equal to an average value of the gray scale voltages received when each of the reference rows is turned on.
In step S250, in the compensation interval, the corresponding equalization voltages are output through the m data lines. The n rows of pixel units are respectively used as k target rows, k is a non-zero natural number, and m data lines receive one of j equalizing voltages in a compensation interval before each target row is scanned.
As a specific example, each image frame comprises a scanning phase and a compensation interval. In the current image frame: the pixel units in the 1 st to n th rows are scanned in sequence in a scanning stage, a compensation interval is prior to the scanning stage, the pixel units in the 1 st row are used as a target row, and the pixel units in the n-j +1 th to n th rows are used as the reference rows from 1 st to j of the current image frame; the 1 st to j equalizing voltages of the current image frame are generated according to the gray scale voltages received when the j reference rows of the current image frame are turned on. The compensation interval comprises j compensation subintervals, and the m data lines uniformly receive the 1 st to j equalizing voltages of the previous image frame in the 1 st to j compensation subintervals respectively. Preferably, the width of each compensation subinterval is equal to the time for which each row of pixel cells is scanned once.
As another specific example, each image frame includes p image sub-frames, each image sub-frame includes a scanning stage and a compensation interval, p is a natural number greater than 1 and n and j are respectively integer multiples of p. In each image subframe: the n/p rows of pixel units are scanned in sequence in a scanning stage, a compensation interval precedes the scanning stage, the 1 st row of pixel units in the n/p rows of pixel units is used as a target row, and the n/p-j/p +1 to n/p rows of pixel units in the n/p rows of pixel units are used as the 1 st to j/p reference rows of the current image subframe; the 1 st to j/p equalizing voltages of the current image sub-frame are generated according to gray scale voltages received when the j/p reference rows in the current image sub-frame are conducted. The compensation interval comprises j/p compensation subintervals, and the m data lines uniformly receive the 1 st to j/p equalizing voltages of the previous image subframe in the 1 st to j/p compensation subintervals. Preferably, the width of each compensation subinterval is equal to the time for which each row of pixel cells is scanned once.
According to the display device and the driving method of the display device of the embodiments of the invention, the voltage for equalizing can be applied to each pixel unit according to the selected gray scale voltage in the non-scanning stage of the image frame, so that the charging time when each pixel unit in the pixel array is conducted is basically uniform, and the display problems of dark lines, bright lines and the like caused by inconsistent charging conditions of the pixel units are inhibited or eliminated.
It is noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
While embodiments in accordance with the invention have been described above, these embodiments are not intended to be exhaustive or to limit the invention to the precise embodiments described. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. The invention is limited only by the claims and their full scope and equivalents.

Claims (12)

1. A display apparatus, wherein one image frame of the display apparatus includes a scanning phase and a non-scanning phase, the display apparatus comprising:
the pixel units are arranged into a rectangular array with n rows and m columns, n and m are non-zero natural numbers, the pixel units in the 1 st to n rows are respectively and correspondingly connected with the scanning lines from the 1 st to n so as to receive corresponding grid driving signals, and the pixel units in the 1 st to m columns are respectively and correspondingly connected with the data lines from the 1 st to m so as to receive corresponding gray scale voltages;
the grid driving module is used for providing corresponding grid driving signals through the 1 st to the nth scanning lines respectively so as to scan the pixel units in sequence in the scanning stage;
a source driving module for providing the corresponding gray scale voltages through the 1 st to m data lines,
wherein k rows of the pixel units in the 1 st to n rows of the pixel units are respectively used as k target rows,
the pixel units in j rows of the pixel units in the 1 st to n rows are respectively used as j reference rows,
the display device also comprises an equalizing module, the equalizing module respectively generates j equalizing voltages according to the gray scale voltage received when the j reference lines are conducted, k is a non-zero natural number,
the non-scanning phase includes a compensation interval in which one of the j equalization voltages is supplied to the 1 st to m data lines before each of the target rows is scanned.
2. The display device according to claim 1, wherein the equalizing module generates the j equalizing voltages according to an average value of the gray scale voltages received when the j reference rows are turned on, respectively.
3. The display device of claim 1, wherein the equalization module comprises:
the storage unit is used for storing the preset positions and/or conduction time sequences of the j reference rows in the pixel units of the 1 st row to the n th row;
and the voltage generation unit is connected with the storage unit and used for generating the j equalizing voltages according to the gray scale voltages received when the j reference rows positioned on the pre-storage positions are conducted.
4. The display device according to claim 1, wherein each of the image frames comprises one of the scanning stages and one of the compensation intervals, the compensation interval comprises j compensation sub-intervals, the compensation interval precedes the scanning stage, the pixel units of row 1 are preset as the target row, the pixel units of rows n-j +1 to n are preset as the j reference rows of the current image frame,
the gate driving module is used for sequentially scanning the pixel units in the 1 st to nth rows in the scanning phase of the current image frame,
the equalization module is used for generating j equalization voltages of the current image frame according to the gray scale voltages received when the j reference rows of the current image frame are conducted, and respectively outputting the j equalization voltages of the previous image frame through the 1 st to m data lines in the j compensation subintervals.
5. The display device according to claim 1, wherein each of the image frames includes p image sub-frames, each of the image sub-frames includes one of the scanning stages and one of the compensation sections, p is a natural number greater than 1 and n and j are respectively integer multiples of p, the compensation section precedes the scanning stage in each of the image sub-frames, the compensation section includes j/p compensation sub-sections, a 1 st row of pixel units of n/p rows is preset as the target row, n/p-j/p +1 to n/p row of pixel units of n/p rows is preset as j/p reference rows of the current image sub-frame,
the gate drive module is used for scanning the n/p rows of pixel units in turn in the scanning stage in each image subframe,
the equalizing module is used for generating j/p equalizing voltages of the current image subframe according to the gray scale voltage received when the j/p reference rows in the current image subframe are conducted, and outputting the j/p equalizing voltages of the previous image subframe through the 1 st to m data lines in the j/p compensation subintervals.
6. A display device according to claim 4 or 5, wherein the width of each compensation subinterval is equal to the time during which each row of pixel cells is scanned once.
7. The display device of claim 1, wherein the pixel cell comprises a liquid crystal-based pixel cell or an organic light emitting diode-based pixel cell.
8. A driving method for a display device comprises a plurality of pixel units which are arranged into a rectangular array with n rows and m columns, wherein n and m are non-zero natural numbers, the pixel units in the 1 st to n rows are respectively and correspondingly connected with the 1 st to n scanning lines to receive corresponding grid driving signals, the pixel units in the 1 st to m rows are respectively and correspondingly connected with the 1 st to m data lines to receive corresponding gray scale voltages, the pixel units in the k rows of the pixel units in the 1 st to n rows are respectively used as k target rows, the pixel units in the j rows of the pixel units in the 1 st to n rows are respectively used as j reference rows,
wherein the driving method comprises:
dividing an image frame into a scanning phase and a non-scanning phase;
providing the corresponding gate driving signals to the 1 st to nth scanning lines respectively so as to scan the pixel units in sequence in the scanning stage;
providing the corresponding gray scale voltages to the 1 st to m data lines respectively;
j equalizing voltages are generated according to the gray scale voltages received when the j reference rows are conducted, wherein k is a non-zero natural number;
setting a compensation interval in the non-scanning phase, and supplying one of the j equalization voltages to the 1 st to m data lines in the compensation interval before each target row is scanned.
9. The driving method according to claim 8, wherein each of the equalizing voltages is equal to an average value of the gray scale voltages received when each of the reference rows is turned on.
10. The driving method according to claim 8, wherein each of the image frames includes one of the scanning stages and one of the compensation sections, and in a current one of the image frames,
the 1 st to n th rows of pixel units are scanned in sequence in the scanning phase,
the compensation interval precedes the scanning phase,
the pixel units in the 1 st row are taken as the target row, the pixel units in the n-j +1 th to n th rows are taken as the j reference rows of the current image frame,
the j equalization voltages of the current image frame are generated according to the gray scale voltages received when the j reference rows of the current image frame are turned on,
the compensation section includes j compensation subintervals, and the 1 st to m th data lines respectively receive the j equalization voltages of the previous image frame in the j compensation subintervals.
11. The driving method according to claim 8, wherein each of the image frames includes p image sub-frames, each of the image sub-frames includes one of the scanning stages and one of the compensation sections, p is a natural number greater than 1 and n and j are respectively integer multiples of p, in each of the image sub-frames,
the n/p rows of pixel cells are scanned in sequence in the scanning phase,
the compensation interval precedes the scanning phase,
the pixel units in the 1 st row of the pixel units in the n/p rows are used as the target row, the pixel units in the (n/p-j/p + 1) th to n/p rows of the pixel units in the n/p rows are used as j/p reference rows of the current image subframe,
the j/p equalizing voltages of the current image sub-frame are generated according to the gray scale voltages received when the j/p reference rows in the current image sub-frame are turned on,
the compensation interval includes j/p compensation subintervals, and the 1 st to m data lines respectively receive the j/p equalizing voltages of the previous image subframe in the j/p compensation subintervals.
12. A driving method according to claim 10 or 11, wherein the width of each compensation subinterval is equal to the time during which each row of pixel cells is scanned once.
CN201810074392.4A 2018-01-25 2018-01-25 Display device and driving method thereof Active CN108053800B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810074392.4A CN108053800B (en) 2018-01-25 2018-01-25 Display device and driving method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810074392.4A CN108053800B (en) 2018-01-25 2018-01-25 Display device and driving method thereof

Publications (2)

Publication Number Publication Date
CN108053800A CN108053800A (en) 2018-05-18
CN108053800B true CN108053800B (en) 2021-10-29

Family

ID=62124885

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810074392.4A Active CN108053800B (en) 2018-01-25 2018-01-25 Display device and driving method thereof

Country Status (1)

Country Link
CN (1) CN108053800B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6694989B2 (en) * 2018-06-27 2020-05-20 シャープ株式会社 Light emitting device, display device, and LED display device
CN112017602B (en) * 2020-09-02 2021-06-01 Tcl华星光电技术有限公司 Driving method of mini LED backlight module
CN116386519B (en) * 2023-05-09 2023-10-24 集创北方(成都)科技有限公司 LED driving circuit, driving method, chip and display device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002351427A (en) * 2001-05-29 2002-12-06 Matsushita Electric Ind Co Ltd Device and method for image displaying
CN101414089A (en) * 2008-11-24 2009-04-22 上海广电光电子有限公司 Method for driving liquid crystal display apparatus
CN104299552A (en) * 2013-07-18 2015-01-21 三星显示有限公司 Display device and driving method thereof

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW521241B (en) * 1999-03-16 2003-02-21 Sony Corp Liquid crystal display apparatus, its driving method, and liquid crystal display system
JP2005115395A (en) * 1999-11-09 2005-04-28 Sharp Corp Image display and its driving method
JP3642042B2 (en) * 2001-10-17 2005-04-27 ソニー株式会社 Display device
JP4144474B2 (en) * 2003-08-22 2008-09-03 ソニー株式会社 Image display device, image display panel, panel driving device, and image display panel driving method
JP4894151B2 (en) * 2005-03-17 2012-03-14 ソニー株式会社 Active matrix display device
JP4720276B2 (en) * 2005-04-27 2011-07-13 ソニー株式会社 Display device and display device precharge method
JP2008170686A (en) * 2007-01-11 2008-07-24 Sony Corp Liquid crystal display device, driving method of liquid crystal display device and electronic equipment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002351427A (en) * 2001-05-29 2002-12-06 Matsushita Electric Ind Co Ltd Device and method for image displaying
CN101414089A (en) * 2008-11-24 2009-04-22 上海广电光电子有限公司 Method for driving liquid crystal display apparatus
CN104299552A (en) * 2013-07-18 2015-01-21 三星显示有限公司 Display device and driving method thereof

Also Published As

Publication number Publication date
CN108053800A (en) 2018-05-18

Similar Documents

Publication Publication Date Title
US10741139B2 (en) Goa circuit
CN109491158B (en) Display panel and display device
US8199095B2 (en) Display device and method for driving the same
US8421945B2 (en) Liquid crystal display device
US7605790B2 (en) Liquid crystal display device capable of reducing power consumption by charge sharing
KR20080000533A (en) Liquid crystal display device and method of driving the same
CN108053800B (en) Display device and driving method thereof
KR101265333B1 (en) LCD and drive method thereof
US20080180371A1 (en) Liquid crystal display and driving method thereof
CN109949758B (en) Scanning signal compensation method and device based on grid drive circuit
US9659537B2 (en) Liquid crystal display device and driving method thereof
KR20080070950A (en) Lcd and drive method thereof
US7948462B2 (en) Method for driving LCD monitor for displaying a plurality of frame data during a plurality of frame durations
US20080100600A1 (en) Display systems
KR20020088859A (en) Liquid Crystal Display and Driving Method Thereof
US7358949B2 (en) Liquid crystal display device pixel and drive circuit
CN110706665B (en) Driving method of liquid crystal panel
US20080266284A1 (en) Method for Driving LCD Panel
KR20100074858A (en) Liquid crystal display device
US9047837B2 (en) Liquid crystal display and method of driving the liquid crystal display
KR101186018B1 (en) LCD and drive method thereof
CN110619857B (en) Driving circuit and display device
KR101264705B1 (en) LCD and drive method thereof
KR101264702B1 (en) LCD and drive method thereof
KR101264704B1 (en) LCD and drive method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant