CN107959432B - A kind of clamp circuit and with promoting step-up ratio and inhibit the Y source inventer of DC bus-bar voltage spike - Google Patents
A kind of clamp circuit and with promoting step-up ratio and inhibit the Y source inventer of DC bus-bar voltage spike Download PDFInfo
- Publication number
- CN107959432B CN107959432B CN201711367579.5A CN201711367579A CN107959432B CN 107959432 B CN107959432 B CN 107959432B CN 201711367579 A CN201711367579 A CN 201711367579A CN 107959432 B CN107959432 B CN 107959432B
- Authority
- CN
- China
- Prior art keywords
- voltage
- circuit
- capacitor
- clamp
- inductance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
- H02M7/53871—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/539—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency
- H02M7/5395—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency by pulse-width modulation
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
A kind of clamp circuit and with promoting step-up ratio and inhibiting the Y source inventer of DC bus-bar voltage spike, is related to inverter technology field.The present invention is, and problem that circuit utilization efficiency low limited in order to solve existing Z-source inverter power grade.Diode D2Cathode connect capacitor C simultaneously3One end and inductance L0One end, capacitor C4Both ends be separately connected diode D2Anode and inductance L0The other end, diode D2Anode and capacitor C3Voltage input end of the other end as clamp circuit, inductance L0The other end and capacitor C3Voltage output end of the other end as clamp circuit.The voltage input end of the voltage output end connection clamp circuit of Y source network circuit, the voltage input end of the voltage output end connection inversion bridge circuit of clamp circuit, inversion bridge circuit are used for as load or power grid power supply.
Description
Technical field
The invention belongs to inverter technology fields.
Background technique
Currently, inverter has been a kind of indispensable important equipment in electric power application, however traditional inversion
The inherent shortcoming that there are many devices.For example, the same bridge arm of the inverter in conventional voltage source two switching tubes can not up and down
It simultaneously turns on, it is therefore desirable to inject dead time, this makes output waveform that certain distortion can occur.Corresponding is tradition
Current source inverter does not allow access into freewheeling mode, it is therefore desirable to overlapping time be added.On the other hand, conventional voltage source inventer
It then requires output voltage to have to be lower than respectively with current source inverter or is higher than DC bus-bar voltage, thus may need in reality
Carry out transformation using multi-level pmultistage circuit in the application of border, this not only adds control complexities, while also adding cost and volume.In
2002, Peng Fang full professor proposed a kind of Z-source inverter-Z-source inverter.Z-source inverter can pass through the inverse of single-stage
Become the function of realizing boosting and decompression, thus its efficiency is higher compared to conventional inverter.In addition Z-source inverter is by straight-through
Realize boost function, so not needing dead time, anti-EMI filter interference performance is also more stronger than conventional inverter, while also having
Better output waveform quality.
In the nearly more than ten years, many scholars are devoted to improve the working characteristics of Z-source inverter.Wherein, by circuit
Introducing coupling inductance may be implemented the Z-source inverter with high boost capability.This Z-source inverter can pass through change
The turn ratio of coupling inductance come obtain it is any required for step-up ratio, therefore various application occasions can be suitable for.
However, the leakage inductance in coupling inductance can carry out many problems to the work belt of circuit, for example can be produced on DC bus
Raw very big due to voltage spikes limits the applicable power grade of circuit institute so that the voltage stress of switching tube becomes larger.Meanwhile
The energy of leakage inductance is not also recycled, this reduces the efficiency of circuit.
Summary of the invention
The present invention is to solve existing Z-source inverter due to the leakage inductance in coupling inductance, so that the power grade of circuit
It is limited, and the problem that circuit utilization efficiency is low, it a kind of clamp circuit is now provided and is had promotes step-up ratio and inhibits DC bus
The Y source inventer of due to voltage spikes.
A kind of clamp circuit, which is characterized in that including capacitor C3, capacitor C4, diode D2With inductance L0；
Diode D2Cathode connect capacitor C simultaneously3One end and inductance L0One end, capacitor C4Both ends be separately connected
Diode D2Anode and inductance L0The other end,
Diode D2Anode and capacitor C3Voltage input port of the other end as clamp circuit,
Inductance L0The other end and capacitor C3Voltage output port of the other end as clamp circuit.
The first contains the Y source inventer of above-mentioned clamp circuit, including Y source network circuit, clamp circuit and inverter bridge electricity
Road,
The voltage input port of the voltage output port connection clamp circuit of Y source network circuit,
The voltage input port of the voltage output port connection inversion bridge circuit of clamp circuit,
Inversion bridge circuit is used for as load or power grid power supply.
Second of Y source inventer containing above-mentioned clamp circuit, including Y source network circuit, clamp structure and inverter bridge electricity
Road,
Clamp structure is multiple cascade clamp circuits, and the voltage input port of head end clamp circuit is as clamp structure
Voltage input port, voltage output port of the voltage output port of end clamp circuit as clamp structure,
The voltage input port of the voltage output port connection clamp structure of Y source network circuit, the voltage of clamp structure are defeated
Exit port connects the voltage input port of inversion bridge circuit, and inversion bridge circuit is used for as load or power grid power supply.
Clamp circuit of the present invention can be applied in the Z-source inverter with coupling inductance, to inhibit direct current
Generated due to voltage spikes on bus, while the step-up ratio of script circuit also can be improved.Due to the present invention can also to power into
The a degree of decoupling of row, therefore capacitor with smaller capacity can be used in circuit, this facilitates the service life of increase circuit simultaneously
And the ESRs of capacitor is reduced to improve efficiency.
Y source inventer of the present invention needs lesser straight-through duty ratio, allows for when reaching identical step-up ratio
Higher modulation ratio, DC bus utilization rate are higher.In addition, clamp circuit also has effects that certain power decoupled, can subtract
The influence that few two times of power frequency power swings generate power supply.
Detailed description of the invention
Fig. 1 is circuit structure diagram when clamp circuit described in specific embodiment one is applied in different circuits；
Fig. 2 is the specific structure of coupling inductance in Fig. 1,
Wherein, (a) indicates Y type coupling inductance, (b) indicates T-type coupling inductance, (c) indicates Δ type coupling inductance, (d) table
Show LCCT type coupling inductance, (e) indicates Г type coupling inductance；
Fig. 3 is the circuit structure diagram of Y source inventer described in specific embodiment two；
Fig. 4 is the parameter waveform figure of Y source inventer described in specific embodiment two；
Fig. 5 is four kinds of operating mode schematic diagrames of Y source inventer,
Wherein, (a) indicates direct mode operation, t in corresponding diagram 40To t1Period (b) indicates t in direct mode operation corresponding diagram 41Extremely
t2Period (c) indicates t in non-direct mode operation corresponding diagram 42To t3Period (d) indicates non-direct mode operation, t in corresponding diagram 43To t0When
Section；
Fig. 6 is the Y source inventer circuit structure diagram with cascade structure；
Fig. 7 is the inverter equivalent operation circuit without clamp circuit, wherein (a) indicates direct mode operation, (b) indicates non-
Direct mode operation；
Fig. 8 is the experimental data waveform diagram of input voltage, electric current and output voltage, electric current；
Fig. 9 is the experimental data waveform diagram of diode current, voltage and busbar voltage.
Specific embodiment
Specific embodiment 1: present embodiment is illustrated referring to Figures 1 and 2, a kind of pincers described in present embodiment
Position circuit, including capacitor C3, capacitor C4, diode D2With inductance L0；
Diode D2Cathode connect capacitor C simultaneously3One end and inductance L0One end, capacitor C4Both ends be separately connected
Diode D2Anode and inductance L0The other end,
Diode D2Anode and capacitor C3Voltage input port of the other end as clamp circuit, diode D2Sun
Extremely positive input, capacitor C3The other end be reverse input end,
Inductance L0The other end and capacitor C3Voltage output port of the other end as clamp circuit, inductance L0It is another
End is positive output end, capacitor C3The other end be inverse output terminal.
L in Fig. 1coupledIndicate coupling inductance in inverter, the specific structure of coupling inductance is as shown in Figure 2.
After applying clamp circuit described in present embodiment, it can be seen that as capacitor C3, capacitor C4With diode D2
Can be by the voltage clamp on DC bus, thus due to voltage spikes will not be generated on DC bus again.
Fig. 1 gives specific structure of the clamp circuit described in present embodiment in different practical applications；
Wherein, (a) expression is applied in the occasion not high to power requirement, such as normal remote control, toy car；
(b), (c), (i) and (j) expression is applied generates electricity to the higher occasion of power requirement, such as photovoltaic panel, fuel electricity
Pond；
(d) mode for applying the work of in the occasion to volume magnitude, circuit magnetic core in ac magnetization is indicated, it can be with
Select smaller magnetic core；
(e) and (f) indicates to apply in the occasion more demanding to capacitor pressure resistance；
(g) electric current that can reduce capacitor with (h) expression can be applied to the biggish occasion of capacitor ESR, reduce damage
Consumption；
(k) and (l) indicates to apply the energy that can reduce leakage inductance absorption in the biggish occasion of coupling inductance leakage inductance.
Specific embodiment 2: illustrating present embodiment referring to Fig. 3 to Fig. 5, present embodiment is containing specific real
Apply the Y source inventer of clamp circuit described in mode one, including Y source network circuit, clamp circuit and inversion bridge circuit, the source Y net
The voltage input port of the voltage output port connection clamp circuit of network circuit, the voltage output port of clamp circuit connects inversion
The voltage input port of bridge circuit, inversion bridge circuit are used for as load or power grid power supply.
In present embodiment, capacitor C3, capacitor C4With diode D2For by the voltage clamp on DC bus, thus it is straight
Due to voltage spikes will not be generated again on stream bus.
Specific embodiment 3: present embodiment is made furtherly to Y source inventer described in specific embodiment two
Bright, in present embodiment, inverter bridge circuit equivalent is switch, and the Y source inventer includes direct mode operation and non-direct mode operation, directly
Equivalent under logical mode to close the switch, equivalent switch disconnects under non-direct mode operation.
Y source inventer is divided into direct mode operation and non-direct mode operation when working, wherein under direct mode operation and non-direct mode operation
Contain linear zone.In linear zone, the electric current in leakage inductance, which will be slow, to be linearly changed, thus is not had at leakage inductance both ends big
Due to voltage spikes occurs.Equivalent circuit under both of which is as shown in Figure 5.Exchange output is equivalent to a current source, inverter bridge
Then it is equivalent to switching tube SW.Under direct mode operation, equivalent switch SW closure；And under non-pass-through state, equivalent switch SW is disconnected
It opens.
Parameter definition difference is as follows in Fig. 4 and Fig. 5:
GSWFor switching drive signal,To flow through capacitor C4Electric current,To flow through capacitor C2Electric current,To flow through electricity
Hold C3Electric current, i3For flowing through coil N3Electric current, i2For flowing through coil N2Electric current, i1For flowing through coil N1Electric current,For
Flow through diode D2Electric current,For diode D1Both end voltage,For diode D2Both end voltage,For capacitor C1Both ends
Voltage,For capacitor C2Both end voltage,For capacitor C3Both end voltage,For capacitor C4Both end voltage,To flow through inductance
L0Electric current, vSAnd VdcFor switch ends voltage (DC bus-bar voltage), IinFor input current, IoFor load current.
t0To t1Time interval it is very short, to magnetizing inductance LM, input inductance LinWith outputting inductance L0Energy there is no shadows
It rings, it is possible to ignore.In t3To t0In period, diode D2It disconnects, appears in diode D2The backward voltage at both ends and
The Voltage Drop very little on bus is appeared in, thus can also be ignored, it is possible to be considered as (c) in Fig. 5 and (d) same etc.
Imitate circuit.
To magnetizing inductance LM, input inductance LinWith outputting inductance L0After voltage-second balance principle, the available source Y is inverse
Become the step-up formula of device:
Wherein, K is coupling inductance coefficient,VdcFor the DC bus-bar voltage of Y source inventer, VinIt is inverse for the source Y
Become the input voltage of device, VoFor the output voltage of Y source inventer, d is straight-through duty ratio, and B is boosting coefficient, and M is modulation ratio.
By formula (1) it is found that the range of straight-through duty ratio d and modulation ratio M:
0≤d<dmax=1/ (1+k), 0 < M < Mmax=1-d (2),
And in no inverter for increasing clamp circuit, step-up formula are as follows:
It can be seen that Y source inventer has higher step-up ratio when coupling inductance COEFFICIENT K is identical.Reaching identical
When step-up ratio, Y source inventer needs lesser straight-through duty ratio d, allows for higher modulation ratio M, DC bus utilization rate
It is higher.In addition, clamp circuit also has effects that certain power decoupled, it is possible to reduce two times of power frequency power swings generate power supply
Influence.
Specific embodiment 4: illustrating present embodiment referring to Fig. 6, present embodiment is containing specific embodiment
The Y source inventer of clamp circuit described in one, including Y source network circuit, clamp structure and inversion bridge circuit,
Clamp structure is multiple cascade clamp circuits, and the voltage input port of head end clamp circuit is as clamp structure
Voltage input port, voltage output port of the voltage output port of end clamp circuit as clamp structure,
The voltage input port of the voltage output port connection clamp structure of Y source network circuit, the voltage of clamp structure are defeated
Exit port connects the voltage input port of inversion bridge circuit, and inversion bridge circuit is used for as load or power grid power supply.
In present embodiment, capacitor C3, capacitor C4With diode D2For by the voltage clamp on DC bus, thus it is straight
Due to voltage spikes will not be generated again on stream bus.
By the way that clamp circuit is concatenated together, available cascade connection type Y source inventer as shown in FIG. 6, this circuit
Busbar voltage can also equally be clamped.In Fig. 6 (a), C2n-1、C2nAnd DnClamp structure is constituted, in Fig. 6 (b)
C2n-1、C2n、C′2And DnConstitute clamp structure.The advantages of cascade Y source inventer be still have when turn ratio K is smaller it is larger
Step-up ratio, step-up formula are as follows:
Wherein, n is the series of clamp circuit, and n >=2, K are coupling inductance coefficient, VdcFor the DC bus electricity of Y source inventer
Pressure, VinFor the input voltage of Y source inventer, VoFor the output voltage of Y source inventer, d is straight-through duty ratio, and B is boosting coefficient,
M is modulation ratio.
When being added without clamp circuit, the equivalent operation circuit diagram of inverter is as shown in fig. 7, wherein coupling inductance is equivalent
It is indicated for an ideal coupling inductance and a leakage inductance, leakage inductance by wave.
In Fig. 7 (a), the electric current for flowing through leakage inductance is
i1=0 (5),
In Fig. 7 (b), the electric current for flowing through leakage inductance is
In Fig. 7, when switch is by being conducting to shutdown, the electric current for flowing through DC bus can change in moment, simultaneously
The electric current for flowing through leakage inductance is made to change to the electric current calculated from (6) from the current value calculated in (5) in moment again
Value.According to the relationship of inductive drop and current change rate:
It can be found that can generate very big voltage at leakage inductance both ends when current change rate is too fast, this voltage is simultaneously
The voltage on DC bus has been raised, thus has generated due to voltage spikes on DC bus.
In the novel Y source inventer for increasing clamp circuit, when circuit from active state shown in Fig. 5 (b) to
Shown in Fig. 5 (c) when working condition.Even if switch SW is disconnected, diode D2Also it can be connected at once, constitute new current loop,
Therefore variation will not immediately occurred in the electric current for flowing through leakage inductance.Meanwhile the energy storage in leakage inductance has also been arrived capacitor by clamp circuit
Among, the efficiency of circuit is also improved.
In order to verify practicability of the invention, the 200W experiment porch based on DSP TMS320F2812 is devised.Coupling electricity
Feel COEFFICIENT K=3 (N1:N2:N3=40:40:80), coefficient B=2.85 of boosting, modulation ratio M=0.68.Input voltage is 80V, inverse
Become device DC bus-bar voltage 228V, output rated voltage 110VAC, 50Hz, loads R=60 Ω, switching frequency 10kHz.
Fig. 8 is Y source inventer input current voltage, exports Current Voltage experimental waveform.Straight-through duty ratio is 0.13, output
Voltage is 150V (theoretical value 155V).As can be seen that topology proposed by the present invention is under identical step-up ratio with smaller straight
Logical duty ratio.Two times of power frequency fluctuations (being caused by power swing) in input current are also smaller.
Fig. 9 is diode voltage current waveform and busbar voltage waveform.In Y source inventer, busbar voltage 223V,
And due to voltage spikes is only 10V, clamp circuit effectively eliminates the due to voltage spikes on bus.
Claims (2)
1. the Y source inventer containing clamp circuit, which is characterized in that including Y source network circuit, clamp structure and inverter bridge electricity
Road,
Clamp structure is multiple cascade clamp circuits, voltage of the voltage input port of head end clamp circuit as clamp structure
Input port, voltage output port of the voltage output port of end clamp circuit as clamp structure,
The voltage input port of the voltage output port connection clamp structure of Y source network circuit, the voltage output end of clamp structure
The voltage input port of mouth connection inversion bridge circuit, inversion bridge circuit are used to power for load or power grid；
The clamp circuit, including capacitor C3, capacitor C4, diode D2With inductance L0；
Diode D2Cathode connect capacitor C simultaneously3One end and inductance L0One end, capacitor C4Both ends be separately connected diode
D2Anode and inductance L0The other end,
Diode D2Anode and capacitor C3Voltage input port of the other end as clamp circuit,
Inductance L0The other end and capacitor C3Voltage output port of the other end as clamp circuit.
2. Y source inventer according to claim 1, which is characterized in that the step-up formula of Y source inventer are as follows:
Wherein, n is the series of clamp circuit, and n >=2, K are coupling inductance coefficient, VdcFor the DC bus-bar voltage of Y source inventer,
VinFor the input voltage of Y source inventer, VoFor the output voltage of Y source inventer, d is straight-through duty ratio, and B is boosting coefficient, and M is
Modulation ratio.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711367579.5A CN107959432B (en) | 2017-12-18 | 2017-12-18 | A kind of clamp circuit and with promoting step-up ratio and inhibit the Y source inventer of DC bus-bar voltage spike |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711367579.5A CN107959432B (en) | 2017-12-18 | 2017-12-18 | A kind of clamp circuit and with promoting step-up ratio and inhibit the Y source inventer of DC bus-bar voltage spike |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107959432A CN107959432A (en) | 2018-04-24 |
| CN107959432B true CN107959432B (en) | 2019-11-29 |
Family
ID=61959345
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711367579.5A Expired - Fee Related CN107959432B (en) | 2017-12-18 | 2017-12-18 | A kind of clamp circuit and with promoting step-up ratio and inhibit the Y source inventer of DC bus-bar voltage spike |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107959432B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109586605A (en) * | 2019-01-15 | 2019-04-05 | 哈尔滨工业大学 | A kind of Y source inventer inhibiting direct-current chain peak voltage |
| CN109756140A (en) * | 2019-01-17 | 2019-05-14 | 哈尔滨工业大学 | A kind of Y source inventer with raising step-up ratio |
| CN109818494B (en) * | 2019-01-25 | 2020-11-17 | 山东科技大学 | High-gain voltage type quasi-Y source direct current-direct current converter |
| CN110768552A (en) * | 2019-11-08 | 2020-02-07 | 东北电力大学 | Double-coil coupling inductance type impedance source inverter for inhibiting DC link voltage peak |
| CN111130374B (en) * | 2019-12-12 | 2021-07-27 | 东北电力大学 | T source inverter with low direct-current link voltage spike |
| CN111900893A (en) * | 2020-06-15 | 2020-11-06 | 哈尔滨工业大学 | High-boost-ratio T-source inverter for inhibiting DC link voltage spike and working method thereof |
| CN112398350A (en) * | 2020-11-09 | 2021-02-23 | 哈尔滨工业大学 | double-Y-source high-boost-ratio DC-DC converter |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN204316331U (en) * | 2015-01-16 | 2015-05-06 | 四川瑞新轨道交通科技发展有限公司 | The accurate Z source step-up/step-down circuit of track traffic automatic grounding system |
| CN105958823A (en) * | 2016-06-28 | 2016-09-21 | 华南理工大学 | Current continuous high-gain switch voltage rise quasi-Z-source converter circuit |
| CN205847124U (en) * | 2016-06-30 | 2016-12-28 | 华南理工大学 | A kind of switched inductors type mixes quasi-Z-source inverter |
-
2017
- 2017-12-18 CN CN201711367579.5A patent/CN107959432B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN204316331U (en) * | 2015-01-16 | 2015-05-06 | 四川瑞新轨道交通科技发展有限公司 | The accurate Z source step-up/step-down circuit of track traffic automatic grounding system |
| CN105958823A (en) * | 2016-06-28 | 2016-09-21 | 华南理工大学 | Current continuous high-gain switch voltage rise quasi-Z-source converter circuit |
| CN205847124U (en) * | 2016-06-30 | 2016-12-28 | 华南理工大学 | A kind of switched inductors type mixes quasi-Z-source inverter |
Non-Patent Citations (1)
| Title |
|---|
| Stability Analysis of Improved Y-Source Inverter;Liu Hongpeng, Liu Kuan等;《2017 IEEE Transportation Electrification Conference and Expo, Asia-Pacific》;20171026;正文1-5页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107959432A (en) | 2018-04-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107959432B (en) | A kind of clamp circuit and with promoting step-up ratio and inhibit the Y source inventer of DC bus-bar voltage spike | |
| CN105553266B (en) | A kind of crisscross parallel high-gain Boost translation circuits and its working method | |
| CN105939126B (en) | A kind of quasi- Z-source inverter of switched inductors type mixing | |
| US11165367B2 (en) | Single-stage three-phase voltage source inverter with a cascaded magnetic integrated switching inductor-capacitor network | |
| CN108365746A (en) | A kind of two-way four phase DC-DC converter of high-gain based on coupling inductance and control method | |
| CN107317479A (en) | A kind of staggered high-gain Boost of magnetic integrated switch inductance | |
| CN105846696A (en) | Two-stage type AC-DC converter and control method thereof | |
| CN102638164B (en) | High boost circuit, solar inverter and solar cell system | |
| CN102946209A (en) | Single-stage three-phase large step-up ratio series voltage type quasi-impedance source inverter | |
| CN108683347A (en) | The seven electrical level inverter topological structures based on voltage-multiplying circuit and seven electrical level inverters | |
| CN110098740A (en) | Reduction voltage circuit and electronic equipment | |
| CN107612404B (en) | Γ source inventer and modulator approach based on switching capacity | |
| CN109004837A (en) | High voltage flyback converter | |
| CN111490695B (en) | Single-stage low-voltage stress switch capacitance type multi-level inverter topology structure and level modulation method | |
| CN110768552A (en) | Double-coil coupling inductance type impedance source inverter for inhibiting DC link voltage peak | |
| CN110277912A (en) | A kind of DC boosting translation circuit | |
| CN206865369U (en) | Three level multiple-pulses export transformerless inverter circuit | |
| CN206620047U (en) | Interleaving PFC power conversion circuit | |
| CN107565814A (en) | A kind of quasi- Z source switch boosting inverters of high-gain suitable for fuel cell power generation | |
| CN208424215U (en) | High voltage flyback converter | |
| CN110165921A (en) | One kind having the quasi- Z-source inverter of high output voltage gain switch inductive type | |
| CN109962625A (en) | A kind of resonance high-gain DC-DC device based on loosely coupled transformer | |
| CN109818494A (en) | A kind of quasi- source Y DC-DC converter of high gain voltage type | |
| WO2009106014A1 (en) | A multi-state switch and a converter employing the multi-state switch | |
| CN108683330A (en) | A kind of three switching tube three-phase pfc circuit control methods and serial topological structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20191129 Termination date: 20201218 |