CN107179761B - A kind of currency examination device test method, device and ATM machine - Google Patents
A kind of currency examination device test method, device and ATM machine Download PDFInfo
- Publication number
- CN107179761B CN107179761B CN201710258170.3A CN201710258170A CN107179761B CN 107179761 B CN107179761 B CN 107179761B CN 201710258170 A CN201710258170 A CN 201710258170A CN 107179761 B CN107179761 B CN 107179761B
- Authority
- CN
- China
- Prior art keywords
- signal
- data
- test
- control signal
- examination device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B23/00—Testing or monitoring of control systems or parts thereof
- G05B23/02—Electric testing or monitoring
- G05B23/0205—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults
- G05B23/0208—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults characterized by the configuration of the monitoring system
- G05B23/0213—Modular or universal configuration of the monitoring system, e.g. monitoring system having modules that may be combined to build monitoring program; monitoring system that can be applied to legacy systems; adaptable monitoring system; using different communication protocols
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24065—Real time diagnostics
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Inspection Of Paper Currency And Valuable Securities (AREA)
Abstract
The invention belongs to the field of test technology of financial self-service equipment more particularly to a kind of currency examination device test methods, device and ATM machine.The described method includes: selecting corresponding test scene from preset test scene set according to current test case；The test pattern tested the target currency examination device is determined according to the test scene；Obtain the control signal of the target currency examination device corresponding with the test pattern；Under the control of said control signal, the data-signal of the target currency examination device corresponding with the test pattern is obtained；The target currency examination device is tested according to the data-signal, to obtain the test result under the test scene.Through the invention, it under different test patterns, can produce signal corresponding thereto, the test result under different scenes can be obtained by the analysis to the signal, test is flexibly, adaptable.
Description
Technical field
The invention belongs to the field of test technology of financial self-service equipment more particularly to a kind of currency examination device test methods, device
And ATM machine.
Background technique
It is usually equipped with currency examination device in self-service withdrawal equipment, for the bank note being stored in the self-service withdrawal equipment
The true and false is identified.
To improve the precision and accuracy that bank note identifies, need often to test currency examination device, to ensure its normal work
Make.Test pattern common for currency examination device is the bank note for preparing certain amount and its known true and false in advance at present, by these paper
Coin is put into self-service withdrawal equipment to be tested, and self-service withdrawal equipment will start currency examination device and identify to these bank note,
Tester can be by comparing the identification result of the identification result of the currency examination device and standard so that it is determined that its operation is
It is no normal.Although effectively, its means of testing is excessively single for this test method, multiplicity can not be carried out for different scenes
The test of change.
Summary of the invention
In view of this, the embodiment of the invention provides a kind of currency examination device test method, device and ATM machine, it is existing to solve
Means of testing is excessively single in technology, can not be aiming at the problem that different scenes carries out diversification test.
The first aspect of the embodiment of the present invention provides a kind of currency examination device test method, may include:
Corresponding test scene is selected from preset test scene set according to current test case；
The test pattern tested the target currency examination device is determined according to the test scene；
Obtain the control signal of the target currency examination device corresponding with the test pattern；
Under the control of said control signal, the data letter of the target currency examination device corresponding with the test pattern is obtained
Number；
The target currency examination device is tested according to the data-signal, to obtain the test under the test scene
As a result.
The second aspect of the embodiment of the present invention provides a kind of currency examination device test device, may include: FPGA, CPU and on
Position machine；
The host computer is connect with the CPU, for being selected from preset test scene set according to current test case
Corresponding test scene is selected, the test pattern tested the target currency examination device is determined according to the test scene, to institute
It states CPU and issues the test pattern；
The CPU is connect with the FPGA, the test pattern issued for receiving the host computer, and by the survey
Die trial formula is allocated to the FPGA；
The FPGA is connect with the target currency examination device, for obtaining the target money-checking corresponding with the test pattern
The control signal of device, and under the control of said control signal, obtain the target currency examination device corresponding with the test pattern
Data-signal obtain so that the CPU tests the target currency examination device according to the data-signal in the test
Test result under scene.
The third aspect of the embodiment of the present invention provides a kind of currency examination device test device, may include:
Test scene selecting module, it is corresponding for being selected from preset test scene set according to current test case
Test scene；
Test pattern determining module, for determining the survey tested the target currency examination device according to the test scene
Die trial formula；
Signal acquisition module is controlled, the control for obtaining the target currency examination device corresponding with the test pattern is believed
Number；
Data-signal obtains module, under the control of said control signal, obtaining corresponding with the test pattern
The data-signal of the target currency examination device；
Test module tests the target currency examination device according to the data-signal, to obtain in the checkout area
Test result under scape.
The fourth aspect of the embodiment of the present invention provides a kind of ATM machine, may include any of the above currency examination device test dress
It sets.
Existing beneficial effect is the embodiment of the present invention compared with prior art: the embodiment of the present invention is according to current test feelings
Condition selects corresponding test scene from preset test scene set；It is determined according to the test scene to the target money-checking
The test pattern that device is tested；Obtain the control signal of the target currency examination device corresponding with the test pattern；Described
Under the control for controlling signal, the data-signal of the target currency examination device corresponding with the test pattern is obtained；According to the number
It is believed that number testing the target currency examination device, to obtain the test result under the test scene.Through the invention, exist
Under different test patterns, signal corresponding thereto can produce, can be obtained by the analysis to the signal in different scenes
Under test result, test flexibly, it is adaptable.
Detailed description of the invention
It to describe the technical solutions in the embodiments of the present invention more clearly, below will be to embodiment or description of the prior art
Needed in attached drawing be briefly described, it should be apparent that, the accompanying drawings in the following description is only of the invention some
Embodiment for those of ordinary skill in the art without any creative labor, can also be according to these
Attached drawing obtains other attached drawings.
Fig. 1 is the schematic flow diagram for the currency examination device test method that the embodiment of the present invention one provides；
Fig. 2 is the schematic block diagram of currency examination device test device provided by Embodiment 2 of the present invention；
Fig. 3 is the process schematic that FPGA obtains signal in the embodiment of the present invention two；
Fig. 4 is the schematic block diagram for the currency examination device test device that the embodiment of the present invention three provides.
Specific embodiment
In order to make the invention's purpose, features and advantages of the invention more obvious and easy to understand, below in conjunction with the present invention
Attached drawing in embodiment, technical scheme in the embodiment of the invention is clearly and completely described, it is clear that disclosed below
Embodiment be only a part of the embodiment of the present invention, and not all embodiment.Based on the embodiments of the present invention, this field
Those of ordinary skill's all other embodiment obtained without making creative work, belongs to protection of the present invention
Range.
Embodiment one:
As shown in Figure 1, being a kind of schematic flow diagram of currency examination device test method provided in an embodiment of the present invention, the money-checking
Device test method may include:
Step S101 selects corresponding test scene from preset test scene set according to current test case.
In the present embodiment, altogether include four kinds of different test scenes in the test scene set:
Test scene one, normal money-checking；
Test scene two, dynamic acquisition fixed data；
Test scene three, static state acquisition sensing data；
Test scene four, static state acquisition fixed data.
Step S102 determines the test pattern tested the target currency examination device according to the test scene.
If the test scene one of normal money-checking, it is determined that the test pattern used is True Ctrl+True Data's
First mode；
If the test scene two of dynamic acquisition fixed data, it is determined that the test pattern used is True Ctrl+Sim
The second mode of Data；
If the test scene three of static acquisition sensing data, it is determined that the test pattern used is Sim Ctrl+
The third mode of True Data；
If the test scene four of static acquisition fixed data, it is determined that the test pattern used is Sim Ctrl+Sim
The fourth mode of Data；
Wherein, True Ctrl and True Data is respectively true Ctrl Sensor and Data Sensor generated
Signal, Sim Ctrl and Sim Data are respectively the signal that preset simulation control generator and analogue data generator generate.
The Ctrl Sensor is the related sensor of acquisition control, such as infrared, encoder, can be used to position banknote
Specific location in currency examination device, and control Data Sensor sampling instant.The Data Sensor is acquisition banknote feature
The related sensor of information, such as contact-type image sensor (Contact Image Sensor, CIS), magnetic sensor, thickness
Sensor etc..The simulation control generator can be generated infrared, the code device signal of simulation, and the analogue data generator
The sensing data of simulation, such as the analogue data of CIS, magnetic sensor, thickness transducer can be generated.
Step S103 obtains the control signal of the target currency examination device corresponding with the test pattern；
Step S104 obtains the target money-checking corresponding with the test pattern under the control of said control signal
The data-signal of device.
If the test pattern is preset first mode, the control signal is the control by the target currency examination device
The practical control signal that sensor generates, the data-signal are the reality generated by the data pick-up of the target currency examination device
Data-signal；
If the test pattern is preset second mode, the control signal is the practical control signal, described
Data-signal is the analog data signal generated by preset analogue data generator；
If the test pattern is preset the third mode, the control signal is to control generator by preset simulation
The analog control signal of generation, the data-signal are the actual data signal；
If the test pattern is preset fourth mode, the control signal is the analog control signal, described
Data-signal is the analog data signal.
Preferably, step S104 may include:
When the control signal designation is currently acquisition state, then start to obtain the data-signal；
When the control signal designation is currently non-acquisition state, then stop obtaining the data-signal.
The acquisition of the i.e. described data-signal is controlled by the control signal.
When controlling normal operation of sensor, specific location of the banknote in currency examination device is positioned in real time, when discovery banknote arrives
Reached predetermined position, when can obtain banknote characteristic information, then start to obtain the data-signal (can be actual number it is believed that
Number or analog data signal), when discovery banknote have left predetermined position, when can not obtain banknote characteristic information again, then stop
Only obtain the data-signal.
When control sensor does not work, specific location of the simulation control generator simulator locating banknote in currency examination device,
When simulation banknote reaches predetermined position, when can obtain banknote characteristic information, then starting to obtain the data-signal (be can be
Actual data signal or analog data signal), predetermined position is had left when simulating banknote, banknote feature can not be obtained again
When information, then stop obtaining the data-signal.
Step S105 tests the target currency examination device according to the data-signal, to obtain in the checkout area
Test result under scape, detailed process include:
The data-signal is stored in designated memory；
The data-signal is read from the designated memory；
Obtain standard signal corresponding with the test scene；
The data-signal read from the designated memory is compared and analyzed with the standard signal, with
To the test result under the test scene.
Above content for ease of understanding is briefly described below with concrete scene:
When needing normal money-checking, i.e., the described test scene one then belongs to true money-checking, and sensor works normally, when
When Ctrl Sensor detects that banknote arrives, starts Data Sensor and work normally, and true banknote characteristic is used for
The identification of banknote.
When need under true crosses paper money environment, test data transmission reliability when, i.e., the described test scene two, when
Ctrl Sensor, which is detected, does not transmit true banknote data when banknote arrives, but transmits the fixed data of simulation, for examining
Measured data transmission error code situation.
It is when acquiring true sensing data, i.e., described when needing (such as normal money-checking starting before) under quiescent conditions
Test scene three, only Data Senosr works at this time, and simulation control generator generates Sim Ctrl signal, to control sensor
True data are acquired, by being analyzed data with whether detection sensor working condition is normal.
When needing under quiescent conditions, when detection data transmission reliability, i.e., the described test scene four, sensor not work
Make, under the Sim Ctrl signal control that simulation control generator generates, Sim Data data is transmitted, by examining to data
It surveys with the stability of test data transmission link, this situation does not need entire banknote tester and transmission device, it is only necessary to individually
Hardware plank is tested more convenient.
In conclusion this programme embodiment embodiment of the present invention is according to current test case from preset test scene set
It is middle to select corresponding test scene；The test pattern tested the target currency examination device is determined according to the test scene；
Obtain the control signal of the target currency examination device corresponding with the test pattern；Under the control of said control signal, it obtains
The data-signal of the target currency examination device corresponding with the test pattern；According to the data-signal to the target currency examination device
It is tested, to obtain the test result under the test scene.It through the invention, can be under different test patterns
Signal corresponding thereto is generated, the test result under different scenes can be obtained by the analysis to the signal, test is flexible,
It is adaptable.
Embodiment two:
As shown in Fig. 2, being a kind of schematic block diagram of currency examination device test device provided in an embodiment of the present invention, the currency examination device
Test device may include: FPGA, CPU and host computer；
The host computer is connect with the CPU, for being selected from preset test scene set according to current test case
Corresponding test scene is selected, the test pattern tested the target currency examination device is determined according to the test scene, to institute
It states CPU and issues the test pattern；
The CPU is connect with the FPGA, the test pattern issued for receiving the host computer, and by the survey
Die trial formula is allocated to the FPGA；
The FPGA is connect with the target currency examination device, for obtaining the target money-checking corresponding with the test pattern
The control signal of device, and under the control of said control signal, obtain the target currency examination device corresponding with the test pattern
Data-signal obtain so that the CPU tests the target currency examination device according to the data-signal in the test
Test result under scene.
Preferably, as shown in figure 3, the FPGA respectively with the control sensor (Ctrl of the target currency examination device
Sensor it) is connected with data pick-up (Data Sensor), for acquiring the practical control letter generated by the control sensor
Number (True Ctrl) and the actual data signal (True Data) generated by the data pick-up；
Simulation control generator and analogue data generator are integrated in the FPGA, the simulation control generator is used for
The analog control signal of the target currency examination device is generated, the analogue data generator is used to generate the mould of the target currency examination device
Quasi- data-signal；
The CPU can be configured the test pattern by AXI (Advanced eXtensible Interface) bus
Enter in the MODE_REG register of the FPGA, generally, two bits can be used and represent the test pattern, such as 00 represents
First mode, 01 represents second mode, and 10 represent the third mode, and 11 represent fourth mode；
If the test pattern is preset first mode, at this time the normal work of Ctrl Sensor and Data Sensor
Make, the control signal that the FPGA is obtained is the practical control signal, and the data-signal that the FPGA is obtained is the reality
Data-signal；
If the test pattern is preset second mode, Ctrl Sensor is worked normally at this time, Data Sensor
It does not work, the control signal that the FPGA is obtained is the practical control signal, and the data-signal that the FPGA is obtained is described
Analog data signal；
If the test pattern is preset the third mode, Ctrl Sensor does not work at this time, and Data Sensor is just
Often work, the control signal that the FPGA is obtained are the analog control signal, and the data-signal that the FPGA is obtained is described
Actual data signal；
If the test pattern is preset fourth mode, Ctrl Sensor and Data Sensor not work at this time
Make, the control signal that the FPGA is obtained is the analog control signal, and the data-signal that the FPGA is obtained is the simulation
Data-signal.
Preferably, the currency examination device test device further include: memory (DDR Memory) and memory control module
(DDR CTRL)；
The memory is for storing the data-signal；
The storage control module is connect with the FPGA, the CPU and the memory respectively, for the storage
Device is controlled, and the memory is written from the FPGA in the data-signal, and by the number under the control of the CPU
It is believed that number read out to the CPU from the memory, so that the CPU compares the data-signal and standard signal point
Analysis, obtains the test result under the test scene.
Specifically, the FPGA and the CPU can be integrated in SOC piece, using PC as the host computer, by with
Too net is connect with the CPU.FPGA and CPU can pass through AXI bus access shared drive (DDR Memory).When data acquire
When completion, FPGA passes through interrupt notification CPU, and CPU receives interrupt notification, i.e., takes out data from shared drive and carry out analysis place
Reason.
When needing normal money-checking, it is 00 that CPU, which configures MODE_REG value, then belongs to true money-checking, the normal work of sensor
Make, when Ctrl Sensor detects that banknote arrives, starts Data Sensor and work normally, and by true banknote characteristic
It is transferred to identification of the CPU for banknote.
When need under true crosses paper money environment, test data transmission reliability when, then configure MODE_REG value be 01,
It does not transmit true banknote data when Ctrl Sensor detects that ticket arrives, but transmits the fixed data of simulation, PC is read out
Fixed data is used for detection data transmission error code situation.
When needing (such as normal money-checking starting before) under quiescent conditions, when acquiring true sensing data, then configure
MODE_REG value is 10, and only Data Senosr works at this time, and FPGA receives the instruction of CPU, generates Sim Ctrl signal, with control
Sensor processed acquires true data, and whether CPU analyzes data, normal with detection sensor working condition.
When needing under quiescent conditions, when detection data transmission reliability, then configuring MODE_REG value is 11, and sensor is equal
It does not work, FPGA under the control of Sim Ctrl, will transmit Sim Data data and export data to CPU, and by PC, and PC can logarithm
According to being detected, with the stability of test data transmission link, this situation does not need entire banknote tester and transmission device, only needs
Individual hardware plank is wanted, is tested more convenient.
Embodiment three:
As shown in figure 4, being a kind of schematic block diagram of currency examination device test device provided in an embodiment of the present invention, the currency examination device
Test device may include:
Test scene selecting module 401, for being selected from preset test scene set according to current test case pair
The test scene answered；
Test pattern determining module 402, for being tested according to test scene determination the target currency examination device
Test pattern；
Signal acquisition module 403 is controlled, for obtaining the control of the target currency examination device corresponding with the test pattern
Signal；
Data-signal obtains module 404, under the control of said control signal, obtaining corresponding with the test pattern
The target currency examination device data-signal；When the control signal designation is currently acquisition state, then start described in acquisition
Data-signal；When the control signal designation is currently non-acquisition state, then stop obtaining the data-signal.
Test module 405 tests the target currency examination device according to the data-signal, to obtain in the test
Test result under scene.
Preferably, the control signal acquisition module 403 includes:
Practical control signal acquiring unit 4031, the reality that the control sensor for obtaining by the target currency examination device generates
Border controls signal；
Analog control signal acquiring unit 4032, for obtaining the simulation control generated by preset simulation control generator
Signal；
The data-signal obtains module 404
Actual data signal acquiring unit 4041, for obtaining by the reality of the data pick-up generation of the target currency examination device
Border data-signal；
Analog data signal acquiring unit 4042, for obtaining the analogue data generated by preset analogue data generator
Signal；
If the test pattern is preset first mode, the control that the control signal acquisition module 403 obtains is believed
Number practical control signal obtained for the practical control signal acquiring unit 4031, the data-signal obtain module
The actual data signal that 404 data-signals obtained obtain for the actual data signal acquiring unit 4041；
If the test pattern is preset second mode, the control that the control signal acquisition module 403 obtains is believed
Number practical control signal obtained for the practical control signal acquiring unit 4031, the data-signal obtain module
The analog data signal that 404 data-signals obtained obtain for the analog data signal acquiring unit 4042；
If the test pattern is preset the third mode, the control that the control signal acquisition module 403 obtains is believed
Number analog control signal obtained for the analog control signal acquiring unit 4032, the data-signal obtain module
The actual data signal that 404 data-signals obtained obtain for the actual data signal acquiring unit 4041；
If the test pattern is preset fourth mode, the control that the control signal acquisition module 403 obtains is believed
Number analog control signal obtained for the analog control signal acquiring unit 4032, the data-signal obtain module
The analog data signal that 404 data-signals obtained obtain for the analog data signal acquiring unit 4042.
Preferably, the test module 405 includes:
Storage unit 4051, for the data-signal to be stored in designated memory；
Reading unit 4052, for reading the data-signal from the designated memory；
Standard signal acquiring unit 4053, for obtaining standard signal corresponding with the test scene；
Analytical unit 4054, for by the data-signal read from the designated memory and the standard signal
It compares and analyzes, to obtain the test result under the test scene.
Example IV:
A kind of ATM machine provided in an embodiment of the present invention may include described in above embodiments two or embodiment three
The currency examination device test device of any one.
It is apparent to those skilled in the art that for convenience and simplicity of description, the system of foregoing description,
The specific work process of device and unit, can refer to corresponding processes in the foregoing method embodiment, and details are not described herein.
In the above-described embodiments, it all emphasizes particularly on different fields to the description of each embodiment, is not described in detail or remembers in some embodiment
The part of load may refer to the associated description of other embodiments.
Those of ordinary skill in the art may be aware that each embodiment described in conjunction with the examples disclosed in this document
Module, unit and/or method and step can be realized with the combination of electronic hardware or computer software and electronic hardware.This
A little functions are implemented in hardware or software actually, the specific application and design constraint depending on technical solution.Specially
Industry technical staff can use different methods to achieve the described function each specific application, but this realization is not
It is considered as beyond the scope of this invention.
In several embodiments provided herein, it should be understood that disclosed system, device and method can be with
It realizes by another way.For example, the apparatus embodiments described above are merely exemplary, for example, the unit
It divides, only a kind of logical function partition, there may be another division manner in actual implementation, such as multiple units or components
It can be combined or can be integrated into another system, or some features can be ignored or not executed.Another point, it is shown or
The mutual coupling, direct-coupling or communication connection discussed can be through some interfaces, the indirect coupling of device or unit
It closes or communicates to connect, can be electrical property, mechanical or other forms.
The unit as illustrated by the separation member may or may not be physically separated, aobvious as unit
The component shown may or may not be physical unit, it can and it is in one place, or may be distributed over multiple
In network unit.It can select some or all of unit therein according to the actual needs to realize the mesh of this embodiment scheme
's.
It, can also be in addition, the functional units in various embodiments of the present invention may be integrated into one processing unit
It is that each unit physically exists alone, can also be integrated in one unit with two or more units.Above-mentioned integrated list
Member both can take the form of hardware realization, can also realize in the form of software functional units.
If the integrated unit is realized in the form of SFU software functional unit and sells or use as independent product
When, it can store in a computer readable storage medium.Based on this understanding, technical solution of the present invention is substantially
The all or part of the part that contributes to existing technology or the technical solution can be in the form of software products in other words
It embodies, which is stored in a storage medium, including some instructions are used so that a computer
Equipment (can be personal computer, server or the network equipment etc.) executes the complete of each embodiment the method for the present invention
Portion or part steps.And storage medium above-mentioned includes: USB flash disk, mobile hard disk, read-only memory (ROM, Read-Only
Memory), random access memory (RAM, Random Access Memory), magnetic or disk etc. are various can store journey
The medium of sequence code.
The above, the above embodiments are merely illustrative of the technical solutions of the present invention, rather than its limitations；Although referring to before
Stating embodiment, invention is explained in detail, those skilled in the art should understand that: it still can be to preceding
Technical solution documented by each embodiment is stated to modify or equivalent replacement of some of the technical features；And these
It modifies or replaces, the spirit and scope for technical solution of various embodiments of the present invention that it does not separate the essence of the corresponding technical solution.
Claims (7)
1. a kind of currency examination device test method characterized by comprising
Corresponding test scene is selected from preset test scene set according to current test case；
The test pattern tested target currency examination device is determined according to the test scene；
Obtain the control signal of the target currency examination device corresponding with the test pattern；
Under the control of said control signal, the data-signal of the target currency examination device corresponding with the test pattern is obtained,
If the test pattern is preset first mode, the control signal is raw by the control sensor of the target currency examination device
At practical control signal, the data-signal be by the target currency examination device data pick-up generate actual number it is believed that
Number；If the test pattern is preset second mode, the control signal is the practical control signal, the data letter
Number for the analog data signal that is generated by preset analogue data generator；If the test pattern is preset the third mode,
Then the control signal is the analog control signal generated by preset simulation control generator, and the data-signal is the reality
Border data-signal；If the test pattern is preset fourth mode, the control signal is the analog control signal, institute
Stating data-signal is the analog data signal；
The target currency examination device is tested according to the data-signal, to obtain the test knot under the test scene
Fruit.
2. currency examination device test method according to claim 1, which is characterized in that under the control of said control signal, obtain
The data-signal for taking the target currency examination device corresponding with the test pattern includes:
When the control signal designation is currently acquisition state, then start to obtain the data-signal；
When the control signal designation is currently non-acquisition state, then stop obtaining the data-signal.
3. currency examination device test method according to any one of claim 1 to 2, which is characterized in that described according to the number
It is believed that number testing the target currency examination device, include: to obtain the test result under the test scene
The data-signal is stored in designated memory；
The data-signal is read from the designated memory；
Obtain standard signal corresponding with the test scene；
The data-signal read from the designated memory is compared and analyzed with the standard signal, to obtain
Test result under the test scene.
4. a kind of currency examination device test device characterized by comprising FPGA, CPU and host computer；
The host computer is connect with the CPU, for being selected from preset test scene set according to current test case pair
The test scene answered determines that the test pattern tested target currency examination device, Xiang Suoshu CPU are issued according to the test scene
The test pattern；
The CPU is connect with the FPGA, the test pattern issued for receiving the host computer, and by the test mould
Formula is allocated to the FPGA；
The FPGA is connect with the target currency examination device, for obtaining the target currency examination device corresponding with the test pattern
Signal is controlled, and under the control of said control signal, obtains the number of the target currency examination device corresponding with the test pattern
It is believed that number, so that the CPU tests the target currency examination device according to the data-signal, obtain in the test scene
Under test result；
The FPGA is connect with the control sensor of the target currency examination device and data pick-up respectively, for acquiring by the control
The practical control signal that sensor processed generates and the actual data signal generated by the data pick-up；
Simulation control generator and analogue data generator are integrated in the FPGA, the simulation control generator is for generating
The analog control signal of the target currency examination device, the analogue data generator are used to generate the simulation number of the target currency examination device
It is believed that number；
If the test pattern is preset first mode, the control signal that the FPGA is obtained is the practical control letter
Number, the data-signal that the FPGA is obtained is the actual data signal；
If the test pattern is preset second mode, the control signal that the FPGA is obtained is the practical control letter
Number, the data-signal that the FPGA is obtained is the analog data signal；
If the test pattern is preset the third mode, the control signal that the FPGA is obtained is simulation control letter
Number, the data-signal that the FPGA is obtained is the actual data signal；
If the test pattern is preset fourth mode, the control signal that the FPGA is obtained is simulation control letter
Number, the data-signal that the FPGA is obtained is the analog data signal.
5. currency examination device test device according to claim 4, which is characterized in that further include: memory and memory control
Module；
The memory is for storing the data-signal；
The memory control module is connect with the FPGA, the CPU and the memory respectively, for the memory
It is controlled, the memory is written into from the FPGA in the data-signal, and by the data under the control of the CPU
Signal reads out to the CPU from the memory, so that the CPU compares the data-signal and standard signal point
Analysis, obtains the test result under the test scene.
6. a kind of currency examination device test device characterized by comprising
Test scene selecting module, for selecting corresponding test from preset test scene set according to current test case
Scene；
Test pattern determining module, for determining the test pattern tested target currency examination device according to the test scene；
Signal acquisition module is controlled, for obtaining the control signal of the target currency examination device corresponding with the test pattern；
Data-signal obtains module, corresponding with the test pattern described under the control of said control signal, obtaining
The data-signal of target currency examination device；
Test module tests the target currency examination device according to the data-signal, to obtain under the test scene
Test result；
The control signal acquisition module includes:
Practical control signal acquiring unit, the practical control letter that the control sensor for obtaining by the target currency examination device generates
Number；
Analog control signal acquiring unit, for obtaining the analog control signal generated by preset simulation control generator；
The data-signal obtains module
Actual data signal acquiring unit, for obtain by the target currency examination device data pick-up generation actual number it is believed that
Number；
Analog data signal acquiring unit, for obtaining the analog data signal generated by preset analogue data generator；
If the test pattern is preset first mode, the control signal that the control signal acquisition module obtains is described
The practical control signal that practical control signal acquiring unit obtains, the data-signal obtain the data-signal that module obtains
The actual data signal obtained for the actual data signal acquiring unit；
If the test pattern is preset second mode, the control signal that the control signal acquisition module obtains is described
The practical control signal that practical control signal acquiring unit obtains, the data-signal obtain the data-signal that module obtains
The analog data signal obtained for the analog data signal acquiring unit；
If the test pattern is preset the third mode, the control signal that the control signal acquisition module obtains is described
The analog control signal that analog control signal acquiring unit obtains, the data-signal obtain the data-signal that module obtains
The actual data signal obtained for the actual data signal acquiring unit；
If the test pattern is preset fourth mode, the control signal that the control signal acquisition module obtains is described
The analog control signal that analog control signal acquiring unit obtains, the data-signal obtain the data-signal that module obtains
The analog data signal obtained for the analog data signal acquiring unit.
7. a kind of ATM machine, which is characterized in that including currency examination device test device described in any one of claim 4 to 5, or
Currency examination device test device as claimed in claim 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710258170.3A CN107179761B (en) | 2017-04-19 | 2017-04-19 | A kind of currency examination device test method, device and ATM machine |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710258170.3A CN107179761B (en) | 2017-04-19 | 2017-04-19 | A kind of currency examination device test method, device and ATM machine |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107179761A CN107179761A (en) | 2017-09-19 |
| CN107179761B true CN107179761B (en) | 2019-04-26 |
Family
ID=59831959
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710258170.3A Active CN107179761B (en) | 2017-04-19 | 2017-04-19 | A kind of currency examination device test method, device and ATM machine |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107179761B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107884215A (en) * | 2017-10-17 | 2018-04-06 | 深圳怡化电脑股份有限公司 | A kind of method of testing, system and the terminal device of banknote identification equipment |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2133908A (en) * | 1983-01-12 | 1984-08-01 | Nat Res Dev | Digital polarity correlator |
| CN102541043A (en) * | 2010-12-03 | 2012-07-04 | 富晶电子股份有限公司 | Test mode controller and electronic device with self-testing function |
| CN103091573B (en) * | 2011-11-03 | 2015-10-07 | 珠海格力电器股份有限公司 | The method of testing of air conditioner, Apparatus and system |
| CN105954040A (en) * | 2016-04-22 | 2016-09-21 | 百度在线网络技术（北京）有限公司 | Testing method and device for driverless automobiles |
-
2017
- 2017-04-19 CN CN201710258170.3A patent/CN107179761B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2133908A (en) * | 1983-01-12 | 1984-08-01 | Nat Res Dev | Digital polarity correlator |
| CN102541043A (en) * | 2010-12-03 | 2012-07-04 | 富晶电子股份有限公司 | Test mode controller and electronic device with self-testing function |
| CN103091573B (en) * | 2011-11-03 | 2015-10-07 | 珠海格力电器股份有限公司 | The method of testing of air conditioner, Apparatus and system |
| CN105954040A (en) * | 2016-04-22 | 2016-09-21 | 百度在线网络技术（北京）有限公司 | Testing method and device for driverless automobiles |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107179761A (en) | 2017-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106502889B (en) | The method and apparatus for predicting cloud software performance | |
| CN103308846B (en) | Method and device for detecting functional performance of integrated chip based on model identification | |
| CN109961040A (en) | Identity card area positioning method, device, computer equipment and storage medium | |
| CN111198815B (en) | Compatibility testing method and device for user interface | |
| CN105940384B (en) | The universal serial bus of peripheral equipment emulates | |
| TW201216048A (en) | Test system | |
| CN108304322B (en) | Pressure testing method and terminal equipment | |
| CN108875519A (en) | Method for checking object, device and system and storage medium | |
| CN110708214A (en) | Service data display method, device, equipment and computer readable storage medium | |
| CN107179761B (en) | A kind of currency examination device test method, device and ATM machine | |
| CN104635141B (en) | A kind of integrated circuit detection method, apparatus and system | |
| CN108463274B (en) | Information processing apparatus, information processing method, and non-transitory computer-readable medium | |
| CN109407655A (en) | A kind of method and device for debugging chip | |
| CN106997635A (en) | The detection method and its device of a kind of note surface foreign matter | |
| CN109916435A (en) | The acquisition method and system of laboratory testing data | |
| CN106683705A (en) | EMMC test method and eMMC test system | |
| CN108875901A (en) | Neural network training method and generic object detection method, device and system | |
| CN107765202A (en) | The on-line calibration system and method for AC measurment unit in integrated circuit test system | |
| CN104750101B (en) | A kind of airborne inquisitor digital signal processing module detection method | |
| CN109698026B (en) | Component identification in fault handling of medical devices | |
| CN103995765B (en) | A kind of LED control card Auto-Test System and method | |
| CN103413368B (en) | Carry out before dispatching from the factory or after dispatching from the factory financial detecting the device corrected | |
| CN107086899B (en) | Intelligent serial port testing device and testing method | |
| US11715260B2 (en) | Offline teaching device, measurement control device, and program | |
| CN109688125A (en) | A kind of network security compliance automated detection method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |