CN107171896A - A kind of ethernet delay computational methods and device - Google Patents

A kind of ethernet delay computational methods and device Download PDF

Info

Publication number
CN107171896A
CN107171896A CN201710528977.4A CN201710528977A CN107171896A CN 107171896 A CN107171896 A CN 107171896A CN 201710528977 A CN201710528977 A CN 201710528977A CN 107171896 A CN107171896 A CN 107171896A
Authority
CN
China
Prior art keywords
time
delay
real
cable
time stamp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710528977.4A
Other languages
Chinese (zh)
Inventor
卫功林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anhui Mingyang Information Technology Co Ltd
Original Assignee
Anhui Mingyang Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anhui Mingyang Information Technology Co Ltd filed Critical Anhui Mingyang Information Technology Co Ltd
Priority to CN201710528977.4A priority Critical patent/CN107171896A/en
Publication of CN107171896A publication Critical patent/CN107171896A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00Arrangements for monitoring or testing data switching networks
    • H04L43/08Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
    • H04L43/0852Delays
    • H04L43/0864Round trip delays
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00Arrangements for monitoring or testing data switching networks
    • H04L43/06Generation of reports
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00Arrangements for monitoring or testing data switching networks
    • H04L43/10Active monitoring, e.g. heartbeat, ping or trace-route
    • H04L43/106Active monitoring, e.g. heartbeat, ping or trace-route using time related information in packets, e.g. by adding timestamps

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Environmental & Geological Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Cardiology (AREA)
  • General Health & Medical Sciences (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

The invention discloses a kind of ethernet delay computational methods and its device, applied to interchanger.Methods described includes:Predetermined mark is set in messages, the real-time packet for recording ethernet delay and the cable time delay detection message for obtaining cable time delay is generated;The real-time packet is received by the input port of the interchanger and internal time stamp is added in the real-time packet;Before real-time packet transmission, the second time stamp is determined;According to the internal time stamp, the second time stamp and cable time delay, the ethernet delay of the real-time packet is updated;Real-time packet after the output port of the interchanger sends the renewal ethernet delay.

Description

A kind of ethernet delay computational methods and device
Technical field
The present invention relates to industrial Ethernet technology field, more particularly to a kind of ethernet delay computational methods and device.
Background technology
For a long time, because the standard system of fieldbus is disputed endlessly, intercommunication is difficult to solve with Interoperability, then People, which start to turn to from fieldbus, uses Ethernet.By effort in recent years, ethernet technology is by industrial automation System is accepted extensively.
Traditional real-time industrial ethernet, in order to ensure the real-time effective transmission of data, substantially using following two Plant strategy.One kind is to be based on master-slave mode, and all communications are all the communications of client and main frame, and each client is responsible for by main frame The scheduling at end, is ensured the real-time of scheduling by main frame.
This is a kind of similar working strategies based on traditional fieldbus.When in this way, the expense of main frame Very big, the poor expandability of automation control system increases and decreases a client and is required for the scheduling to main frame to adjust every time It is whole, and Direct Communication is unable between client.
Another is the working strategies based on timeslice, and real-time data are sent in the timeslice of distribution, can be effective Ground ensures the real-time of data transfer.But it is due to the distribution of existence time piece, the reduction of data transmission efficiency can be caused.
With the development and the progress in epoch of technology, ethernet technology and greatly popularized and improved, speed from 10M to 100,000,000, gigabit.Present 10G and 100G Ethernets, which have also been obtained, to be widely applied.By original half duplex techniques, CSMA/CD collision detections, evolve to full duplex, point-to-point interconnection.
From the point of view of now, full duplex, point-to-point interconnection and gigabit speed Ethernet interface can regard one as Most basic configuration.On such Ethernet physical basis, how to be one real-time that ensures data transfer is worth The problem of probing into.
In some cases, due to Ethernet bandwidth it is more than needed, transmission can be exchanged for using the bandwidth for sacrificing Ethernet Real-time strategy.Such process is stated in detailed below:
First, according to the model of EPA, it may be determined that the time delay of data transfer by the time delay of cable or optical fiber with And caused by the time delay of interchanger inner exchanging.Wherein, the time delay of interchanger inner exchanging then it is main by data processing time delay and Data are constituted in exit port queuing delay.
For one and the ethernet switching system of fixed wiring, the cabling time delay of optical cable or cable is fixed , interchanger can also regard a fixed value as substantially to the time of data processing, have interchanger internal data queue row only The time delay of team is not fixed, and being queued up by queue is influenceed.
If when this Ethernet system is designed, fully ensuring that the affluence of available bandwidth, such as, available bandwidth is Actual average needs ten times of bandwidth, that is to say, that used by gigabit Ethernet when 100,000,000.The experiment number of its general working condition According to as follows:
Data are 5-10us (64 bytes by the time delay of one-level interchanger (in the case of gigabit port, no queue obstruction) Message) arrive 20-30us (messages of 1500 bytes), in the worst cases, per many 1500 length of queuing up in queue more Message.Interchanger increases 12us time delay, and queuing has more the message of 4 1500, it will bring 48us time delay.
So, for the port of average 10% flow, occurs one 1500 report from the angle of probability, in queue The probability of text is 10%, and the probability for occurring two is 1%, and the probability for 4 1500 messages occur is 0.01%.That is, Under 10% discharge model, data pass through the forwarding of one-level interchanger, in addition to switch processes and the constant time lag of cable, bring The probability of extra delay for being not more than 50us be not more than 0.01%.
Similarly, if system needs to complete the exchange of data by the composition of 5 grades of interchangers.(system of 5 grades of interchangers is also It is than larger) in the worst cases, it still can ensure that the probability of no more than 50us extra delay is not more than 0.05%.Though Right odds is very small, still, under this model, still there is the possibility that data exceed 50us in the time delay of forwarding, this Stable transmission for data is still inadequate.
The content of the invention
In view of in place of above-mentioned the deficiencies in the prior art, it is an object of the invention to provide a kind of ethernet delay computational methods And device, it is intended to solving Ethernet real-time performance in the prior art can not ensure, the problem of system complexity is high.
In order to achieve the above object, this invention takes following technical scheme:
A kind of ethernet delay computational methods, applied to interchanger, wherein, including:
Predetermined mark is set in messages, real-time packet for recording ethernet delay is generated and for obtaining line The cable time delay detection message of cable time delay;
The real-time packet is received by the input port of the interchanger and internal time stamp is added in the real-time packet;
Before real-time packet transmission, the second time stamp is determined;
According to the internal time stamp, the second time stamp and cable time delay, the ethernet delay of the real-time packet is updated;
Real-time packet after the output port of the interchanger sends the renewal ethernet delay.
Described method, wherein, the internal time stamp and the second time stamp are determined by timer conter.
Described method, wherein, it is described according to the internal time stamp, the second time stamp and cable Delay, update institute The ethernet delay of real-time packet is stated, is specifically included:
The difference between the internal time stamp and the second time stamp is calculated, interaction machine processing delay is used as;
The switch processes time delay is added with the cable time delay, newly-increased time delay is used as;
The ethernet delay recorded in the real-time packet is added with the newly-increased time delay, overall delay is obtained;
Delete the inside time stamp of the real-time packet and recorded the overall delay in the real-time packet.
Described method, wherein, the real-time packet records the ethernet delay using 4 byte fields.
Described method, wherein, methods described also includes:
Cable time delay detection message is sent in the output port and is recorded out to time stamp;
Opposite end is received after the cable time delay detection message, by loopback path, by the cable time delay detection message from Receiving port is exported;The cable time delay detection message accounting has the loopback path time delay of opposite end;
The cable time delay detection message is received by the output port and is recorded into time stamp;
According to it is described enter to time stamp, go out to time stamp and loopback path time delay, calculate the cable time delay.
A kind of ethernet delay computing device, the input and output port of content-switch, wherein, including:
Processing unit, for setting predetermined mark in messages, generates the real-time packet for recording ethernet delay And for obtaining the cable time delay detection message of cable time delay;
Enter to message recognition unit, for receiving the real-time packet by the input port of the interchanger;
Enter to time stamp and change unit, for adding internal time stamp in the real-time packet;
Timing unit, for before real-time packet transmission, determining the second time stamp;
Go out to time stamp and change unit, for according to the internal time stamp, the second time stamp and cable time delay, updating the reality When message ethernet delay;
Go out to message recognition unit, be used for and send the renewal ethernet delay in the output port of the interchanger Real-time packet afterwards.
Described device, wherein, the timing unit is timer conter, for determining the internal time stamp and second Time stamp.
Described device, wherein, it is described go out to time stamp change unit specifically for:When calculating the internal time stamp and second Difference between stamp, is used as interaction machine processing delay;The switch processes time delay is added with the cable time delay, as new Increase time delay;The ethernet delay recorded in the real-time packet is added with the newly-increased time delay, overall delay is obtained;And delete The inside time stamp of the real-time packet simultaneously recorded the overall delay in the real-time packet.
Described device, wherein, the real-time packet records the ethernet delay using 4 byte fields.
Described device, wherein, it is described to go out to be additionally operable to time stamp modification unit:Cable time delay is sent in the output port Detection messages are simultaneously recorded out to time stamp;By the output port receive the cable time delay detection message and be recorded into when Stamp;And according to it is described enter to time stamp, go out to time stamp and loopback path time delay, calculate the cable time delay;
Described device also includes a loopback module, and the loopback module is used to receive the cable time delay detection message Afterwards, by loopback path, the cable time delay detection message is exported from receiving port;The cable time delay detection message accounting There is the loopback path time delay of opposite end.
Beneficial effect:A kind of ethernet delay computational methods and device that the present invention is provided, can calculate current in real time The time delay that node (interchanger) is present, and user is supplied to as a portion information of message, allow user according to certainly Body situation judges whether data can use, so as to realize the control for Ethernet data with minimum cost.
Brief description of the drawings
Fig. 1 is the message forwarding model schematic diagram of the specific embodiment of the invention.
Fig. 2 is the functional block diagram of the ethernet delay computing device of the specific embodiment of the invention;
Fig. 3 is the method flow diagram of the ethernet delay computational methods of the specific embodiment of the invention;
Fig. 4 is the method flow diagram of the cable time delay detecting method of the specific embodiment of the invention;
Fig. 5 is the message format schematic diagram of the specific embodiment of the invention;
Fig. 6 is another message format schematic diagram of the specific embodiment of the invention.
Embodiment
The present invention provides a kind of ethernet delay computational methods and device.To make the purpose of the present invention, technical scheme and effect Fruit is clearer, clear and definite, and the present invention is described in more detail for the embodiment that develops simultaneously referring to the drawings.It should be appreciated that this place The specific embodiment of description only to explain the present invention, is not intended to limit the present invention.
For detailed statement ethernet delay computational methods provided in an embodiment of the present invention and device.Below in conjunction with Fig. 1 institutes The message forwarding model for the specific embodiment of the invention shown is stated in detail.
As shown in figure 1, in complete message forwarding process, including user 1, user 2, switch A-D.When user 1 needs Will to user 2 send a message when, time delay of the message on forward-path by:Switch A to interchanger D cable are delayed, Interchanger D exchange delay, interchanger D to interchanger C cable delay, interchanger C exchange delay and interchanger C are to use The cable delay composition at family 2.
Ethernet time-delay mechanism provided in an embodiment of the present invention can be set in the switch A-D, each report is calculated The time delay of text and to user report.User can voluntarily judge whether data are reliable, disclosure satisfy that and use according to specific time delay Demand, so that it is guaranteed that the stability of data.
Fig. 2 is the functional block diagram of ethernet delay computing device provided in an embodiment of the present invention.As shown in Fig. 2 the device It is arranged between the input port of interchanger, output port and exchange processing system, it can include:Processing unit 100, enters To message recognition unit 200, timing unit 300 goes out to message recognition unit 400, enter to time stamp change unit 600 and go out to Time stamp changes unit 700.
Wherein, the processing unit 100 is an extra functional module.It is used to set predetermined mark in messages Know, generate the real-time packet for recording ethernet delay and the cable time delay detection message for obtaining cable time delay.Also That is, calculated to realize that such Ethernet is delayed, it is necessary to have the message of specific fields using some.
It is described to enter to be used to receive the real-time packet by the input port of the interchanger to message recognition unit 200.Institute State to time stamp modification unit 600 and internal time stamp is added in the real-time packet.The timing unit 300 is used in the reality When message send before, determine the second time stamp;It is described go out to time stamp modification unit 700 be used for according to the internal time stamp, second when Stamp and cable time delay, update the ethernet delay of the real-time packet;And it is described go out to message recognition unit 400 be used for The output port of the interchanger sends the real-time packet updated after ethernet delay.In certain embodiments, the line Cable time delay can be stored in time delay register 800.
In the present embodiment, as shown in Fig. 2 the timing unit 300 can specifically use timer conter.It can be used In it is determined that the internal time stamp and the second time stamp.In addition, the real-time packet can use 4 byte fields to record the ether Net time delay.
More specifically, it is described go out to time stamp change unit 700 specifically for:Calculate the internal time stamp and the second time stamp it Between difference, be used as interaction machine processing delay;The switch processes time delay is added with the cable time delay, as it is newly-increased when Prolong;The ethernet delay recorded in the real-time packet is added with the newly-increased time delay, overall delay is obtained;And delete described The inside time stamp of real-time packet simultaneously recorded the overall delay in the real-time packet.
In certain embodiments, as shown in Fig. 2 described device also includes a loopback module 500.Pass through the loopback module 500 come realize cable delay calculating.
It is described to go out to message recognition unit 400 to be used for when carrying out cable delay calculating:Line is sent in the output port Cable time delay detection message is simultaneously recorded out to time stamp;The cable time delay detection message is received by the output port and is recorded into To time stamp.It is described to go out be used to enter to time stamp according to time stamp modification unit 700, go out to time stamp and loopback path time delay, Calculate the cable time delay.The loopback module 500 is then used for after the cable time delay detection message is received, logical by loopback Road, the cable time delay detection message is exported from receiving port;The cable time delay detection message accounting has the loopback of opposite end Path time delay.
Due to the symmetry of Ethernet transceiver path, it will be understood that go out the cable delay to cable and be equal to and subtract into time stamp Go out to time stamp, then subtract 1/2nd of loopback path time delay, it can be recorded in register 800.
Fig. 3 is ethernet delay computational methods provided in an embodiment of the present invention, corresponding with the device shown in Fig. 2.Institute State time-delay calculation method and can apply to interchanger, performed by the interchanger with corresponding function module.As shown in figure 3, described Method comprises the following steps:
The 301st, predetermined mark is set in messages, real-time packet for recording ethernet delay is generated and for obtaining The cable time delay detection message of line taking cable time delay.
In certain embodiments, the real-time packet can use 4 byte fields to record the ethernet delay, and unit is Millisecond, field is 32bit, and about 4s time delay can be recorded by amounting to maximum.
302nd, the real-time packet is received and in the real-time packet inside addition by the input port of the interchanger Time stamp.
303rd, before real-time packet transmission, the second time stamp is determined.In the present embodiment, timing ga(u)ge can specifically be passed through Number device determines the internal time stamp and the second time stamp.
304th, according to the internal time stamp, the second time stamp and cable time delay, when updating the Ethernet of the real-time packet Prolong.Specifically, the step 304 can include:First, the difference between the internal time stamp and the second time stamp is calculated, as Interaction machine processing delay.Then, the switch processes time delay is added with the cable time delay, is used as newly-increased time delay.Also, The ethernet delay recorded in the real-time packet is added with the newly-increased time delay, overall delay is obtained.Finally, the reality is deleted When message inside time stamp and the overall delay recorded in the real-time packet.
305th, the real-time packet after the output port of the interchanger sends the renewal ethernet delay.
Further, in the process, cable time delay detection can also be carried out including the use of cable time delay detection message The step of.It is specific as shown in Figure 4:
401st, send cable time delay detection message in the output port and record out to time stamp.
402nd, opposite end is received after the cable time delay detection message, by loopback path, by the cable time delay detection report Text is exported from receiving port;The cable time delay detection message accounting has the loopback path time delay of opposite end.
403rd, the cable time delay detection message is received by the output port and be recorded into time stamp.
404th, enter according to time stamp, go out to time stamp and loopback path time delay, calculate the cable time delay.
For further elucidated above or the above-mentioned ethernet delay computational methods of explanation and device, the embodiment of the present invention is also carried The ethernet delay computational methods based on two layers of protocol realization of VLAN are supplied, its is specific as follows:
It is possible, firstly, to identify real-time packet and cable time delay detection message respectively using special vlan tag.It is assumed that working as VLAN=4093 message is real-time packet, and VLAN=4094 message is cable time delay detection message, corresponding real-time report Text and cable time delay detection message format can be as shown in Figure 5.
As shown in figure 5, adding 4 byte fields " time delay adds up " in two special messages.The field can be with For recording the accumulated value that all time delays of user 2 are sent to from user 1, unit is ns.Field 32bit, initial value is zero, maximum The time delay of about 4 seconds multiple spots can be recorded.
When VLAN=4093 real-time packet enters from some ethernet port, mould is recognized entering to message It is identified first in block.Internal timing counter when receiving the message (32b it, unit is ns) is recorded simultaneously, and will Information transmission is to message modification added-time stamp module.Module is stabbed according to vlan information when the message modification added-time, is defined as real-time packet When, the inside time stamp field (as shown in Figure 6) of 4 bytes will be increased behind the field that the time delay of real-time packet adds up.
Then, the real-time packet is sent after the exchange system processing of interchanger from output port.In output port hair The process sent is as follows:
First, go out to identify VLAN=4093 message and mark to message identification module, notify out to go to message modification Time stamp module.Go out to message modification go the time stamp to receive the message while, portion's timer conter module and go out respectively inwards to line Cable offset registers module obtains current data and circuit delay compensation data.And calculated.It is understood that exchanging The time of system processing, which is equal to change to message, goes the time stamp of time stamp module acquisition to subtract the inside time stamp brought inside message.Cause This, which goes out to the cumulative field of time delay of message, is equal to the difference of the cumulative field of former time delay plus two internal time stamps along with cable offset. Going out simultaneously to message modification goes time stamp module to delete after the internal byte of time stamp 4, and real-time packet is sent to next stage interchanger.
Wherein, it is described to go out to record the delay data for being issued to craft port from the port to cable offset registers (i.e. cable time delay), it can be obtained by cable time delay detection message.
The computational methods of the cable time delay specifically may include steps of:Local terminal actively sends cable time delay detection report Text, the cumulative field of time delay is set to zero, and opposite end receives cable time delay detection message, it is necessary to be removed entering to message modification added-time stamp module Normal time stamp, while the address for completing purpose MAC and source MAC is exchanged, and by message loopback module is examined cable time delay Wen Congyuan ports are observed and predicted to beam back, it is all to beat time stamp all as real-time packet.At this moment, we obtain out to time stamp and entered in local terminal The time delay brought to time stamp and loopback message adds up.
According to the symmetry of Ethernet transceiver path, can learn cable time delay be equal to (enter to time stamp-go out to time stamp- Time delay adds up)/2.
It is understood that for those of ordinary skills, can be with technique according to the invention scheme and this hair Bright design is subject to equivalent substitution or change, and all these changes or replacement should all belong to the guarantor of appended claims of the invention Protect scope.

Claims (10)

1. a kind of ethernet delay computational methods, applied to interchanger, it is characterised in that including:
Predetermined mark is set in messages, real-time packet for recording ethernet delay is generated and for obtaining during cable The cable time delay detection message prolonged;
The real-time packet is received by the input port of the interchanger and internal time stamp is added in the real-time packet;
Before real-time packet transmission, the second time stamp is determined;
According to the internal time stamp, the second time stamp and cable time delay, the ethernet delay of the real-time packet is updated;
Real-time packet after the output port of the interchanger sends the renewal ethernet delay.
2. according to the method described in claim 1, it is characterised in that determine the internal time stamp and the by timer conter Two time stamps.
3. method according to claim 2, it is characterised in that described according to the internal time stamp, the second time stamp and line Cable Delay, updates the ethernet delay of the real-time packet, specifically includes:
The difference between the internal time stamp and the second time stamp is calculated, interaction machine processing delay is used as;
The switch processes time delay is added with the cable time delay, newly-increased time delay is used as;
The ethernet delay recorded in the real-time packet is added with the newly-increased time delay, overall delay is obtained;
Delete the inside time stamp of the real-time packet and recorded the overall delay in the real-time packet.
4. according to the method described in claim 1, it is characterised in that the real-time packet using 4 byte fields record it is described with Too net time delay.
5. according to the method described in claim 1, it is characterised in that methods described also includes:
Cable time delay detection message is sent in the output port and is recorded out to time stamp;
Opposite end is received after the cable time delay detection message, by loopback path, by the cable time delay detection message from reception Port is exported;The cable time delay detection message accounting has the loopback path time delay of opposite end;
The cable time delay detection message is received by the output port and is recorded into time stamp;
According to it is described enter to time stamp, go out to time stamp and loopback path time delay, calculate the cable time delay.
6. a kind of ethernet delay computing device, the input and output port of content-switch, it is characterised in that including:
Processing unit, for setting predetermined mark in messages, generate real-time packet for recording ethernet delay and Cable time delay detection message for obtaining cable time delay;
Enter to message recognition unit, for receiving the real-time packet by the input port of the interchanger;
Enter to time stamp and change unit, for adding internal time stamp in the real-time packet;
Timing unit, for before real-time packet transmission, determining the second time stamp;
Go out to time stamp and change unit, for according to the internal time stamp, the second time stamp and cable time delay, updating the real-time report The ethernet delay of text;
Go out to message recognition unit, be used for and after the output port of the interchanger sends the renewal ethernet delay Real-time packet.
7. device according to claim 6, it is characterised in that the timing unit is timer conter, for determining State internal time stamp and the second time stamp.
8. device according to claim 7, it is characterised in that it is described go out to time stamp change unit specifically for:Calculate institute The difference between internal time stamp and the second time stamp is stated, interaction machine processing delay is used as;By the switch processes time delay with it is described Cable time delay is added, and is used as newly-increased time delay;The ethernet delay recorded in the real-time packet is added with the newly-increased time delay, Obtain overall delay;And delete the inside time stamp of the real-time packet and recorded the overall delay in the real-time packet.
9. device according to claim 6, it is characterised in that the real-time packet using 4 byte fields record it is described with Too net time delay.
10. device according to claim 6, it is characterised in that described to go out to be additionally operable to time stamp modification unit:
Cable time delay detection message is sent in the output port and is recorded out to time stamp;Receive described by the output port Cable time delay detection message is simultaneously recorded into time stamp;And according to it is described enter to time stamp, go out to time stamp and loopback path time delay, Calculate the cable time delay;
Described device also includes a loopback module, and the loopback module is used for after the cable time delay detection message is received, and leads to Loopback path is crossed, the cable time delay detection message is exported from receiving port;The cable time delay detection message accounting has pair The loopback path time delay at end.
CN201710528977.4A 2017-07-01 2017-07-01 A kind of ethernet delay computational methods and device Pending CN107171896A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710528977.4A CN107171896A (en) 2017-07-01 2017-07-01 A kind of ethernet delay computational methods and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710528977.4A CN107171896A (en) 2017-07-01 2017-07-01 A kind of ethernet delay computational methods and device

Publications (1)

Publication Number Publication Date
CN107171896A true CN107171896A (en) 2017-09-15

Family

ID=59826907

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710528977.4A Pending CN107171896A (en) 2017-07-01 2017-07-01 A kind of ethernet delay computational methods and device

Country Status (1)

Country Link
CN (1) CN107171896A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107104857A (en) * 2017-05-09 2017-08-29 国网四川省电力公司阿坝供电公司 A kind of intelligent substation network switch delay accumulation method of testing and system
CN108566316A (en) * 2018-04-18 2018-09-21 百度在线网络技术(北京)有限公司 Unmanned vehicle delay statistics method, apparatus, equipment and computer-readable medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040114607A1 (en) * 2002-12-17 2004-06-17 Tls Corporation Low latency digital audio over packet switched networks
CN1812317A (en) * 2005-12-15 2006-08-02 中国人民解放军国防科学技术大学 Synchronous medium access controller
CN102761445A (en) * 2012-07-26 2012-10-31 广东省电力调度中心 Processing method after obtaining network transmission delay of transformer substation
CN104836705A (en) * 2015-05-13 2015-08-12 国家电网公司 Method for performing calibration time delay error testing on time delay calibration switch of intelligent substation

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040114607A1 (en) * 2002-12-17 2004-06-17 Tls Corporation Low latency digital audio over packet switched networks
CN1812317A (en) * 2005-12-15 2006-08-02 中国人民解放军国防科学技术大学 Synchronous medium access controller
CN102761445A (en) * 2012-07-26 2012-10-31 广东省电力调度中心 Processing method after obtaining network transmission delay of transformer substation
CN104836705A (en) * 2015-05-13 2015-08-12 国家电网公司 Method for performing calibration time delay error testing on time delay calibration switch of intelligent substation

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107104857A (en) * 2017-05-09 2017-08-29 国网四川省电力公司阿坝供电公司 A kind of intelligent substation network switch delay accumulation method of testing and system
CN108566316A (en) * 2018-04-18 2018-09-21 百度在线网络技术(北京)有限公司 Unmanned vehicle delay statistics method, apparatus, equipment and computer-readable medium

Similar Documents

Publication Publication Date Title
TWI753199B (en) Indirect packet classification timestamping system and method
DE69833708T2 (en) Communication method for a media-independent interface (MII) for a highly integrated Ethernet network element
CN102792658B (en) Carry out time measurement in a communication network
DE112011100762B4 (en) Distributed packet-based timestamp engine
Bhuyan et al. Approximate analysis of single and multiple ring networks
US20060126517A1 (en) Loop detection method and device
CN112653636B (en) Network data intelligent distribution service system
JPH08505988A (en) Method and apparatus for aligning digital communication data streams across a cell network
JPH11187051A (en) Method and device for transmitting packet data from medium access controller
CN105227485A (en) Based on the method and apparatus selected for network path of stream duration
WO2010057398A1 (en) Device and method for implementing clock transparent transmission
CN107819539A (en) A kind of device and method for realizing time triggered ethernet side system
US20150236933A1 (en) Timestamping Packets in a Network
CN107171896A (en) A kind of ethernet delay computational methods and device
US20210288909A1 (en) Switch, devices and methods for receiving and forwarding ethernet packets
CN101227265A (en) Method for data synchronization among client ends in equipment monitoring system
CN110971491A (en) Electric power system 101 and 104 communication protocol processing system and processing method thereof
CN114374625A (en) Time-sensitive network testing method and device, electronic equipment and storage medium
CN110460548B (en) Multi-plane-based time-triggered Ethernet switch and scheduling packet switching method
CN102404152B (en) Method and equipment for identifying response messages
Loucks et al. Short-packet transfer performance in local area ring networks
CN108989243A (en) A kind of real-time ethernet dispatching method of transmitting real-time data
CN105915518A (en) Real-time parsing method and apparatus for ethernet data frame
CN108777609A (en) TT business is avoided to export the method to conflict with ET business in TTE networks
CN106656656A (en) Network device package capture method and device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20170915

RJ01 Rejection of invention patent application after publication