CN107092398B - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN107092398B CN107092398B CN201710338382.2A CN201710338382A CN107092398B CN 107092398 B CN107092398 B CN 107092398B CN 201710338382 A CN201710338382 A CN 201710338382A CN 107092398 B CN107092398 B CN 107092398B
- Authority
- CN
- China
- Prior art keywords
- electrode
- display panel
- substrate
- layer
- electrodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2203/00—Indexing scheme relating to G06F3/00 - G06F3/048
- G06F2203/041—Indexing scheme relating to G06F3/041 - G06F3/045
- G06F2203/04103—Manufacturing, i.e. details related to manufacturing processes specially suited for touch sensitive devices
Abstract
The invention discloses a display panel and a display device. The display panel includes a substrate base plate; the thin film transistor is arranged on the surface of the substrate base plate, and one layer of the thin film transistor, which is close to the substrate base plate, is a grid layer or an active layer; the first electrodes are arranged on one side, far away from the substrate, of the thin film transistor; a plurality of second electrodes arranged between the substrate base plate and the grid layer or the active layer of the thin film transistor and crossed with the plurality of first electrodes, wherein the first electrodes and the second electrodes are insulated at the crossed parts; the light shielding layer is arranged between the substrate and the thin film transistor, the projection of the grid layer of the thin film transistor on the substrate falls into the projection of the light shielding layer on the substrate, and the light shielding layer and the second electrode are located on the same layer. The display panel and the display device disclosed by the invention simplify the manufacturing process of the display panel and reduce the manufacturing cost of the display device.
Description
Technical Field
The invention relates to the technical field of display, in particular to a display panel and a display device.
Background
The touch display panel serves as an input medium, and provides better convenience to a user than a keyboard and a mouse. Among various touch display panels, the mutual capacitance type touch display panel is sought by more and more consumers by virtue of the advantages of higher sensitivity and multi-point true touch.
The mutual capacitance type touch display panel comprises a group of driving electrodes and a group of sensing electrodes which are mutually crossed and arranged in an insulating mode, and when n (n refers to a natural number more than 1) driving electrodes and m (m refers to a natural number more than 1) sensing electrodes exist, m + n electrode wires are needed to be respectively in conductive connection with a Flexible Printed Circuit (FPC) in a conductive mode. The basic principle is as follows: and applying voltage to the driving electrode to detect the signal change of the sensing electrode. The drive electrodes determine the X-direction coordinates and the sense electrodes determine the Y-direction coordinates. During detection, the X-direction driving electrodes are scanned line by line, signals on each sensing electrode are read when each line of driving electrodes are scanned, and intersection points of each row and column can be scanned through one round of scanning, so that m × n signals are scanned in total. The detection mode can specifically determine the coordinates of multiple points, so that multi-point touch can be realized. The equivalent circuit model is shown in fig. 1, and includes: the driving circuit comprises a signal source 101, a driving electrode resistor 103, a mutual capacitor 102 between a driving electrode and a sensing electrode, a parasitic capacitor 104 between the driving electrode, the sensing electrode and a common electrode layer, a sensing electrode resistor 105 and a detection circuit 106. When a finger touches, a part of current flows into the finger, which is equivalent to the change of mutual capacitance between the driving electrode and the sensing electrode, and the multi-point coordinate can be determined by detecting the weak current change caused by the change at the detection end.
An existing touch display panel includes an array substrate and a color film substrate that are disposed opposite to each other. The array substrate comprises a substrate, a shading layer positioned on the surface of the substrate, a thin film transistor positioned on the surface of the shading layer, and a touch electrode and an induction electrode which are positioned on the surface of the thin film transistor and are arranged in a crossed mode.
Disclosure of Invention
The present invention provides a display panel and a display device, which can simplify the manufacturing process of the display panel and further reduce the manufacturing cost of the display device.
An embodiment of the present invention provides a display panel, where the display panel includes an array substrate, and the array substrate includes:
a substrate base plate;
the thin film transistor is arranged on the surface of the substrate base plate, and one layer of the thin film transistor, which is close to the substrate base plate, is a grid layer or an active layer;
the first electrodes are arranged on one side, far away from the substrate, of the thin film transistor;
a plurality of second electrodes arranged between the substrate base plate and the grid layer or the active layer of the thin film transistor and crossed with the plurality of first electrodes, wherein the first electrodes and the second electrodes are insulated at the crossed parts;
the light shielding layer is arranged between the substrate and the thin film transistor, the projection of the grid layer of the thin film transistor on the substrate falls into the projection of the light shielding layer on the substrate, and the light shielding layer and the second electrode are located on the same layer.
In the embodiment of the invention, the projection of the grid layer of the thin film transistor on the substrate falls into the projection of the shading layer on the substrate, so that the influence of a backlight source on the work of the thin film transistor can be reduced.
Optionally, the array substrate further includes:
the first electrode routing wire is electrically connected with each first electrode in a corresponding conduction mode, and the second electrode routing wire is electrically connected with each second electrode in a corresponding conduction mode;
the first electrode wiring is connected to the FPC after being led out from the corresponding first electrode, and the second electrode wiring is connected to the FPC after being led out from the corresponding second electrode.
Optionally, the plurality of second electrodes include N (N is a natural number greater than zero) second electrode units, and each second electrode unit includes a plurality of adjacent second electrodes arranged in parallel.
Optionally, each second electrode unit further includes a connection line disposed along the first direction, and the connection line electrically connects the ends of the plurality of second electrodes.
Optionally, each second electrode unit further includes a connecting line arranged along the first direction, and the second electrodes and the connecting lines are in a grid structure.
Optionally, a suspended electrode line is arranged between the adjacent second electrode units.
Optionally, the second electrode traces are arranged in a crossing manner with the second electrodes, the second electrode traces include N second electrode trace units corresponding to the second electrode units one by one, each second electrode trace unit includes a plurality of adjacent second electrode traces arranged in parallel, wherein the ith (i is greater than or equal to 1 and less than or equal to N) second electrode trace unit is electrically connected with the ith (i is greater than or equal to 1 and less than or equal to N) second electrode unit, and is arranged in an insulating manner at the crossing of the ith (i-1) and the (i +1) to N second electrode units.
Optionally, the ith second electrode routing unit is in jumper connection with the 1 st to (i-1) th and (i +1) th to N-th second electrode units through a conductive bridge at the intersection.
Optionally, the array substrate further includes a metal wire layer, and the metal wire layer and the gate layer are located on the same layer.
Optionally, the ith second electrode routing unit is connected to the metal line layer at the intersection of the (i +1) -N (i +1) -th second electrode units and the 1 st to (i-1) th second electrode units through a conductive bridge.
Optionally, the ith second electrode routing unit is connected to the metal line layer through a via hole at the intersection of the (i +1) -N (i +1) -th second electrode units and the 1 st to (i-1) -th second electrode units.
Optionally, the first electrode is a strip-shaped driving electrode, and the second electrode is a linear sensing electrode line.
Optionally, the first electrode is made of indium tin oxide, and the second electrode is made of metal.
Optionally, the first electrode is a common electrode.
Optionally, the display panel further includes a color filter substrate, a black matrix is disposed on one side of the color filter substrate close to the array substrate, and projections of the black matrix on the substrate cover projections of the plurality of second electrode units on the substrate.
The embodiment of the invention also provides a display device which comprises the display panel in any technical scheme.
In the embodiment of the invention, the projection of the grid layer of the thin film transistor on the substrate falls into the projection of the shading layer on the substrate, so that the influence of a backlight source on the work of the thin film transistor can be reduced. In addition, the display device has great advantages in the aspect of realizing narrow frame design.
Drawings
FIG. 1 is a diagram of an equivalent circuit model of a touch structure in the prior art;
FIG. 2 is a schematic cross-sectional view illustrating a display panel according to an embodiment of the present invention;
FIG. 3 is a schematic structural diagram of a thin film transistor according to the present invention;
FIG. 4 is a schematic structural diagram of a first electrode and a second electrode according to an embodiment;
FIG. 5 is a schematic structural diagram of a second electrode according to an embodiment of the present invention;
FIG. 6 is a schematic structural diagram of a second electrode according to another embodiment of the present invention;
FIG. 7 is a schematic view of a portion of the structure of FIG. 6;
FIG. 8 is a schematic structural diagram of a second electrode according to yet another embodiment of the present invention;
FIG. 9 is a cross-sectional view taken along line A-A of FIG. 8;
FIG. 10 is a schematic view of the first alternative embodiment of the present invention, in which the ith (i ≦ 1 ≦ i ≦ N) second electrode trace unit and the 1 (i) - (i-1) and (i +1) -N second electrode units are disposed at intersections in an insulating manner;
FIG. 11 is a schematic cross-sectional view illustrating a display panel according to another embodiment of the present invention;
fig. 12 is a schematic structural diagram of a display device according to an embodiment of the invention.
Description of reference numerals:
101-signal source
102-mutual capacitance
103-drive electrode resistance
104-parasitic capacitance
105-sense electrode resistance
106-detection circuit
10-array substrate
11-substrate base plate
12-thin film transistor
120-gate layer
121-gate insulating layer
122-active layer
123-source electrode
124-drain electrode
13-light-shielding layer
14-first electrode
15-second electrode
150-second electrode unit
16-first electrode trace
17-second electrode routing
170-second electrode routing unit
18-connecting line
191-suspended electrode wire
192-FPC
20-color film substrate
30-liquid crystal layer
21-black matrix
22-colour filter
23-protective layer
40-conductive bridge
41-Metal wire layer
42-insulating layer
51-first side
52-second side
53-third side
54-fourth side
60-display device
Detailed Description
In order to simplify the manufacturing process of the display panel and further reduce the manufacturing cost of the display device, the embodiment of the invention provides the display panel and the display device. The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
As shown in fig. 2 to 4, a display panel according to an embodiment of the present invention includes an array substrate 10, where the array substrate 10 includes:
a substrate base plate 11;
a thin film transistor 12 disposed on the surface of the substrate 11, wherein a layer of the thin film transistor 12 close to the substrate 11 is a gate layer 120 or an active layer 122 (a layer of the thin film transistor close to the substrate shown in fig. 2 is a gate layer);
a plurality of first electrodes 14 disposed on a side of the thin film transistor 12 away from the substrate 11;
a plurality of second electrodes 15 disposed between the substrate 11 and the gate layer 120 or the active layer 122 of the thin film transistor 12, and crossing the plurality of first electrodes 14, wherein the first electrodes 14 and the second electrodes 15 are disposed in an insulating manner at the crossing;
and a light-shielding layer 13 disposed between the substrate 11 and the thin-film transistor 12, wherein a projection of the gate layer 120 of the thin-film transistor 12 on the substrate 11 falls within a projection of the light-shielding layer 13 on the substrate 11, and the light-shielding layer 13 and the second electrode 15 are in the same layer.
It is to be understood that the thin film transistor includes a top gate thin film transistor and a bottom gate thin film transistor, and when the thin film transistor is a top gate thin film transistor, a layer structure of a side of the thin film transistor adjacent to the substrate base plate is an active layer, and when the thin film transistor is a bottom gate thin film transistor, a layer structure of a side of the thin film transistor adjacent to the substrate base plate is a gate layer. Specifically, as shown in fig. 3, when the thin film transistor is a bottom gate thin film transistor, the thin film transistor 12 includes a gate electrode layer 120, a gate insulating layer 121, an active layer 122, and source and drain electrodes 123 and 124 sequentially disposed on a side of the light-shielding layer away from the substrate.
In the embodiment of the invention, the projection of the grid layer of the thin film transistor on the substrate falls into the projection of the shading layer on the substrate, so that the influence of a backlight source on the work of the thin film transistor can be reduced.
The first electrode 14 may be a driving electrode and the second electrode 15 may be a sensing electrode, or the first electrode 14 is a sensing electrode and the second electrode 15 is a driving electrode. For convenience of description, in each embodiment of the present invention, the first electrode 14 is taken as a driving electrode, and the second electrode 15 is taken as a sensing electrode for illustration.
Specifically, the first electrode 14 is made of ito, the first electrode 14 may be a common electrode, and the common electrode is divided into a plurality of strips along a first direction, so that the first electrode 14 is a strip-shaped driving electrode; the second electrode 15 is made of metal, so the second electrode 15 can be a linear sensing electrode.
Referring to fig. 4, in an embodiment of the present invention, the array substrate further includes:
a first electrode trace 16 in conductive connection with each first electrode 14, and a second electrode trace 17 in conductive connection with each second electrode 15;
and the first electrode wires 16 are led out from the corresponding first electrodes 14 and then connected to the FPC192, and the second electrode wires 17 are led out from the corresponding second electrodes 15 and then connected to the FPC 192.
Based on the above-mentioned embodiment, in a preferred embodiment of the present invention, the plurality of second electrodes 15 includes N (N is a natural number greater than zero) second electrode units 150, and each second electrode unit 150 includes several adjacent second electrodes 15 arranged in parallel.
Referring to fig. 5, which shows a structure of the second electrodes according to an embodiment of the present invention, in this embodiment, each second electrode unit 150 further includes a connection line 18 disposed along the first direction (Y direction shown in the figure), and the connection line 18 electrically connects the ends of the plurality of second electrodes 15. By adopting the design, the plurality of second electrodes are arranged in parallel to form one second electrode unit, so that the impedance of each second electrode unit can be reduced, and the display effect of the display panel can be improved.
Referring to fig. 6, which shows a structure of second electrodes according to another embodiment of the present invention, each second electrode unit 150 further includes connection lines 18 arranged along the first direction (Y direction shown in the figure), and the second electrodes 15 and the connection lines 18 are in a grid structure. In this embodiment, in each second electrode unit 150, the second electrodes 15 and the connecting lines 18 are in a grid structure, which further reduces the impedance of each second electrode unit, thereby being more beneficial to improving the display effect of the display panel.
Referring to fig. 6, in a preferred embodiment of the present invention, a floating electrode line 191 is disposed between adjacent second electrode units 150. Specifically, as shown in fig. 7, each color filter 22 may be regarded as a sub-pixel, based on which, a plurality of sub-pixels are disposed between two adjacent second electrodes 15 of each second electrode unit 150, a sub-pixel is also disposed between two adjacent second electrode units 150, for the sub-pixel located between two adjacent second electrode units 150, the first side 51 and the second side 52 of the sub-pixel are both provided with electrode wires, the third side 53 and the fourth side 54 are not provided with electrode wires, compared with the case where the four sides of the sub-pixel located inside each second electrode unit 150 are both provided with electrode wires, a phenomenon of uneven display brightness occurs at the sub-pixel located between two adjacent second electrode units 150, based on which, for the sub-pixel located between two adjacent second electrode units 150, the third side 53 and the fourth side 54 of the sub-pixel may both be provided with floating electrode wires 191, therefore, the phenomenon of uneven display brightness of the display panel is improved, and the display differentiation of the display panel is further reduced.
As shown in fig. 8, which shows the structure of the second electrode according to still another embodiment of the present invention. The second electrode traces 17 are arranged in a crossing manner with the second electrodes 15, the second electrode traces 17 include N second electrode trace units 170 corresponding to the second electrode units 150 one by one, each second electrode trace unit 170 includes a plurality of adjacent second electrode traces 17 arranged in parallel, wherein the ith (i is not less than 1 and not more than N) second electrode trace unit 170 is electrically connected with the ith (i is not less than 1 and not more than N) second electrode unit 150, and is insulated from the 1 st to (i-1) and (i +1) to N second electrode units 150 at the crossing.
It can be understood that each second electrode trace unit 170 includes no limitation on the number of the second electrode traces 17, for example, two, three, or four, and the like, and the number can be selected and adjusted as needed in a specific application.
In the above embodiment, the ith (1 ≦ i ≦ N) second electrode trace unit 170 is electrically connected to the ith (1 ≦ i ≦ N) second electrode unit 150, and is insulated from the 1 st to (i-1) th and (i +1) th to N second electrode units 150 at the intersection. It can be understood that the second electrode units 150 and the second electrode routing units 170 are disposed in the same layer, and the i (1 ≦ i ≦ N) th second electrode routing unit 170 and the 1 to (i-1) th and (i +1) to N second electrode units 150 are disposed with the insulating layer 42 at the intersection, where the specific manner of disposing the i (1 ≦ i ≦ N) th second electrode routing unit 170 and the 1 to (i-1) th and (i +1) to N second electrode units 150 at the intersection is not limited, for example:
as shown in fig. 10, in the first alternative embodiment, the ith second electrode routing unit 170 is jumped at the intersections with the 1 st to (i-1) th, and (i +1) th to N-th second electrode units 150 through the conductive bridges 40.
Preferably, as shown in fig. 9, the array substrate further includes a metal wire layer 41, and the metal wire layer 41 and the gate layer 120 are located in the same layer.
Based on this, in the second alternative embodiment, the ith second electrode routing unit 170 is connected to the metal wire layer 41 through the conductive bridge 40 at the intersection with the (i +1) -N (1) th to (i-1) th second electrode units 150.
In summary, the specific manner of the insulating arrangement of the ith second electrode trace unit at the intersection with the 1 st to (i-1) th and (i +1) to N second electrode units is not limited to the above description, for example, the ith second electrode trace unit at the intersection with the 1 st to (i-1) th and (i +1) to N second electrode units may be connected to the metal wire layer through a via hole in the prior art.
In the above embodiment, the second electrode traces are disposed in the display area of the display panel, so that the narrow bezel design of the display device can be advantageously implemented.
As shown in fig. 11, in a preferred embodiment of the present invention, the display panel further includes a color filter substrate 20, a black matrix 21 is disposed on a side of the color filter substrate close to the array substrate 10, and a projection of the black matrix 21 on the substrate 11 covers a projection of the plurality of second electrode units 150 on the substrate 11. Since the second electrode unit 150 is usually opaque, the black matrix 21 disposed on one side of the color film substrate 20 can prevent light leakage, which is beneficial to improving the contrast of the display panel.
The color filter substrate 20 further includes a color filter 22 disposed on one side of the black matrix 21 close to the array substrate, and a protection layer 23 disposed on one side of the color filter 22 close to the array substrate 10.
It should be understood that the specific material of the array substrate 10 and the color filter substrate 20 is not limited, and may be, for example, a glass substrate or a plastic substrate.
Specifically, when the display panel is a liquid crystal display panel, the display panel further includes a liquid crystal layer 30 disposed between the color film substrate 20 and the array substrate 10.
Referring to fig. 12, an embodiment of the invention further provides a display device 60 including the display panel according to any of the above-mentioned technical solutions. The specific type of the display device is not limited, and may be, for example, a mobile phone, a tablet computer, or a notebook computer.
The array substrate of the display device 60 includes a first electrode 14 and a second electrode 15 which are insulated at a crossing, wherein a light shielding layer is disposed between the substrate and the thin film transistor, a projection of a gate layer of the thin film transistor on the substrate falls into a projection of the light shielding layer on the substrate, and the light shielding layer and the second electrode are in the same layer.
In the embodiment, the projection of the gate layer of the thin film transistor on the substrate falls into the projection of the light shielding layer on the substrate, so that the influence of a backlight source on the operation of the thin film transistor can be reduced. In addition, the display device has great advantages in the aspect of realizing narrow frame design.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (14)
1. A display panel, comprising an array substrate, the array substrate comprising:
a substrate base plate;
the thin film transistor is arranged on the surface of the substrate base plate, and one layer of the thin film transistor, which is close to the substrate base plate, is a grid layer or an active layer;
the first electrodes are arranged on one side, far away from the substrate, of the thin film transistor;
a plurality of second electrodes arranged between the substrate base plate and the grid layer or the active layer of the thin film transistor and crossed with the plurality of first electrodes, wherein the first electrodes and the second electrodes are insulated at the crossed parts;
the light shielding layer is arranged between the substrate and the thin film transistor, the projection of the grid layer of the thin film transistor on the substrate falls into the projection of the light shielding layer on the substrate, and the light shielding layer and the second electrode are positioned in the same layer;
the plurality of second electrodes comprise N (N is a natural number larger than zero) second electrode units, and each second electrode unit comprises a plurality of adjacent second electrodes which are arranged in parallel;
a plurality of first sub-pixels, each of which is a sub-pixel disposed between two adjacent second electrodes of each of the second electrode units;
the second sub-pixels are arranged between two adjacent second electrode units, and a suspended electrode line is arranged between any adjacent second sub-pixels.
2. The display panel of claim 1, wherein the array substrate further comprises:
the first electrode routing wire is electrically connected with each first electrode in a corresponding conduction mode, and the second electrode routing wire is electrically connected with each second electrode in a corresponding conduction mode;
the first electrode wiring is connected to the FPC after being led out from the corresponding first electrode, and the second electrode wiring is connected to the FPC after being led out from the corresponding second electrode.
3. The display panel according to claim 1, wherein each of the second electrode units further comprises a connection line disposed in the first direction, the connection line electrically connecting ends of the plurality of second electrodes.
4. The display panel according to claim 1, wherein each of the second electrode units further comprises connection lines arranged in the first direction, and the second electrodes and the connection lines are in a grid-like structure.
5. The display panel according to claim 1, wherein the second electrode traces are disposed to intersect with the second electrodes, the second electrode traces include N second electrode trace units corresponding to the second electrode units one to one, each of the second electrode trace units includes a plurality of adjacent second electrode traces disposed in parallel, and an ith (i is greater than or equal to 1 and less than or equal to N) second electrode trace unit is electrically connected to an ith (i is greater than or equal to 1 and less than or equal to N) second electrode unit and is disposed to be insulated from the 1 st to (i-1) and (i +1) to N second electrode units at an intersection.
6. The display panel according to claim 5, wherein the ith second electrode trace unit is jumped at intersections with the 1 st to (i-1) th, and (i +1) th to N-th second electrode units by conductive bridges.
7. The display panel of claim 5, wherein the array substrate further comprises a metal line layer, and the metal line layer and the gate layer are in the same layer.
8. The display panel according to claim 7, wherein the ith second electrode trace unit is connected to the metal line layer at an intersection with the (i +1) -N (1) th to (i-1) th second electrode units through a conductive bridge.
9. The display panel according to claim 8, wherein the ith second electrode trace unit is connected to the metal line layer through a via at an intersection with the (i +1) -N (1) -1 (i-1) th second electrode units.
10. The display panel according to any one of claims 1 to 9, wherein the first electrode is a driving electrode in a stripe shape, and the second electrode is a sensing electrode line in a line shape.
11. The display panel of claim 10, wherein the first electrode is made of ito and the second electrode is made of metal.
12. The display panel of claim 11, wherein the first electrode is a common electrode.
13. The display panel of claim 1, wherein the display panel further comprises a color filter substrate, a black matrix is disposed on one side of the color filter substrate close to the array substrate, and a projection of the black matrix on the substrate covers a projection of the plurality of second electrode units on the substrate.
14. A display device comprising the display panel according to any one of claims 1 to 13.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710338382.2A CN107092398B (en) | 2017-05-15 | 2017-05-15 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710338382.2A CN107092398B (en) | 2017-05-15 | 2017-05-15 | Display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107092398A CN107092398A (en) | 2017-08-25 |
| CN107092398B true CN107092398B (en) | 2020-04-10 |
Family
ID=59638317
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710338382.2A Active CN107092398B (en) | 2017-05-15 | 2017-05-15 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107092398B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103279217A (en) * | 2013-04-19 | 2013-09-04 | 北京京东方光电科技有限公司 | Built-in touch screen and display device |
| CN105759482A (en) * | 2016-05-06 | 2016-07-13 | 上海天马微电子有限公司 | Touch display panel and touch display device |
| CN105955543A (en) * | 2016-06-01 | 2016-09-21 | 京东方科技集团股份有限公司 | Display substrate and display apparatus |
| US9638949B1 (en) * | 2015-12-29 | 2017-05-02 | Lg Display Co., Ltd. | Display with separated electrode blocks |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102228269B1 (en) * | 2014-07-09 | 2021-03-17 | 삼성디스플레이 주식회사 | Display substrate and method of manufacturing the same |
-
2017
- 2017-05-15 CN CN201710338382.2A patent/CN107092398B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103279217A (en) * | 2013-04-19 | 2013-09-04 | 北京京东方光电科技有限公司 | Built-in touch screen and display device |
| US9638949B1 (en) * | 2015-12-29 | 2017-05-02 | Lg Display Co., Ltd. | Display with separated electrode blocks |
| CN105759482A (en) * | 2016-05-06 | 2016-07-13 | 上海天马微电子有限公司 | Touch display panel and touch display device |
| CN105955543A (en) * | 2016-06-01 | 2016-09-21 | 京东方科技集团股份有限公司 | Display substrate and display apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107092398A (en) | 2017-08-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10318035B2 (en) | Touch sensor integrated type display device having dummy pixel eletrodes in a bezel region | |
| KR101544641B1 (en) | In-cell touch panel | |
| US10152181B2 (en) | Touch display device and driving method thereof | |
| US9091874B2 (en) | Touch control liquid crystal display device | |
| US9619066B2 (en) | Touch sensor integrated type display device | |
| EP2762955B1 (en) | Touch liquid crystal display device | |
| US20170336917A1 (en) | Display device provided with touch sensor | |
| CN112198990B (en) | Touch panel and display device | |
| KR101564332B1 (en) | Touch screen panel integrated with liquid crystal display method of manufacturing the same and method of touch sensing | |
| CN102446044B (en) | Electrostatic capacity type touch screen panel | |
| JP2017097794A (en) | Touch detection device, display device with touch detection function, and cover member | |
| CN102298473A (en) | Liquid crystal display device having embedded touch sensor and method of driving same and method of producing same | |
| KR20120121705A (en) | In-cell Type Touch Panel | |
| CN102445799A (en) | Liquid crystal display device | |
| KR200479143Y1 (en) | In-Cell Touch Display Panel Structure with Metal Layer on Lower Substrate for Sensing | |
| JPWO2014045601A1 (en) | Liquid crystal display | |
| CN103455205A (en) | Built-in touch screen and liquid crystal display | |
| JP5807191B2 (en) | Display device | |
| US10209841B2 (en) | Position inputting device and display device with position inputting function | |
| CN104737109A (en) | Input device and liquid crystal display device | |
| KR101673206B1 (en) | Self capacitor type in-cell touch liquid crystal display device | |
| KR20150077133A (en) | Touch panel and display device imcluding the same | |
| JPWO2014045604A1 (en) | Display device | |
| JPWO2014045602A1 (en) | Display device | |
| CN113282187B (en) | Display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |