CN106845133A - A kind of computational methods and computing system of phase bit flipping number - Google Patents
A kind of computational methods and computing system of phase bit flipping number Download PDFInfo
- Publication number
- CN106845133A CN106845133A CN201710083673.1A CN201710083673A CN106845133A CN 106845133 A CN106845133 A CN 106845133A CN 201710083673 A CN201710083673 A CN 201710083673A CN 106845133 A CN106845133 A CN 106845133A
- Authority
- CN
- China
- Prior art keywords
- difference
- upset number
- phase
- saltus step
- upset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G16—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR SPECIFIC APPLICATION FIELDS
- G16Z—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR SPECIFIC APPLICATION FIELDS, NOT OTHERWISE PROVIDED FOR
- G16Z99/00—Subject matter not provided for in other main groups of this subclass
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Measuring Phase Differences (AREA)
Abstract
The present invention relates to frequency microwave technical field, and in particular to a kind of computational methods and computing system of phase bit flipping number, this method are comprised the following steps：S1, collection m when inscribe the frequency values and phase value corresponding with frequency values of electromagnetic wave, and be calculated initially overturn number；Difference between S2, successively calculating each two adjacent phase value, judges whether difference exceedes the saltus step threshold value of setting；If S3, difference exceed saltus step threshold value, the upset number at current time adds one equal to the upset number of previous moment, repeat step S2；If S4, difference are not above saltus step threshold value, the upset number at current time is equal to the upset number of previous moment, repeat step S2.The system includes collecting unit, computing unit, saltus step threshold setting unit, judging unit, memory cell and control unit.The present invention can rapidly and accurately calculate phase bit flipping number.
Description
Technical field
The invention belongs to electromagnetic wave technology field, and in particular to a kind of computational methods and computing system of phase bit flipping number.
Background technology
Phase information is to weigh an important indicator for signal.In most cases, phase cycling change, generally in number
The span of phase is limited to [- π, π] in, such as a continuous wave signalDue to
Phase isWhen, signal is identical, therefore we are not relevant for the value of n.But should at some
During with occasion, such as electromagnetic parameter of calculation medium material, it would be desirable to know absolute phase information, that is, need to know n values, at present
Also without the method that can accurately calculate phase bit flipping number n.
The content of the invention
It is an object of the invention to provide a kind of computational methods and computing system of phase bit flipping number, the method and system can
Rapidly and accurately to calculate upset number.
To reach above-mentioned requirements, the present invention is adopted the technical scheme that：A kind of computational methods of phase bit flipping number are provided, are wrapped
Include following steps：
The frequency values and phase value corresponding with frequency values of electromagnetic wave are inscribed when S1, collection m, and during according to initial two
The frequency values and phase value at quarter are calculated initial upset number；
S2, calculating current time phase valueWith previous moment phase valueBetween difference, judge whether difference exceedes
The saltus step threshold value of setting, i=1,2,3 ..., m-1；
If S3, difference exceed saltus step threshold value, the upset number at current time adds one equal to the upset number of previous moment, when
During i=1, the upset number of previous moment is initial upset number, repeat step S2；
If S4, difference are not above saltus step threshold value, the upset number at current time is equal to the upset number of previous moment, when
During i=1, the upset number of previous moment is initial upset number, repeat step S2.
A kind of computing system of phase bit flipping number is provided, including：
Collecting unit, frequency values and phase value corresponding with frequency values for gathering the electromagnetic wave inscribed during multiple；
Computing unit, frequency values and phase value according to initial two moment calculate initial upset number, and calculate current
Difference between moment phase value and previous moment phase value；
Saltus step threshold setting unit, for setting saltus step threshold value；
Judging unit, the magnitude relationship for comparing difference and saltus step threshold value, if difference exceedes saltus step threshold value, currently
The upset number that the upset number at moment is equal to previous moment adds one；If difference is not above saltus step threshold value, current time turns over
Revolution is equal to the upset number of previous moment；When the phase value and the phase value at the second moment that difference was the first moment subtract each other gained
When, the upset number of described previous moment is initial upset number；
Memory cell, for storing frequencies value, phase value, initially upset number, difference between phase, setting saltus step threshold value and
Current time overturns number；
Control unit, respectively with collecting unit, computing unit, saltus step threshold setting unit, judging unit and memory cell
Connection, operation and data transfer for controlling each unit.
Compared with prior art, the present invention has advantages below：Upset number can rapidly and accurately be calculated.
Brief description of the drawings
Accompanying drawing described herein is used for providing further understanding of the present application, the part of the application is constituted, at this
Same or analogous part, the schematic description and description of the application are represented using identical reference number in a little accompanying drawings
For explaining the application, the improper restriction to the application is not constituted.In the accompanying drawings：
Fig. 1 is schematic flow sheet of the invention；
Fig. 2 is structural representation of the invention.
Specific embodiment
To make the purpose, technical scheme and advantage of the application clearer, below in conjunction with drawings and the specific embodiments, to this
Application is described in further detail.For the sake of simplicity, eliminated well known to a person skilled in the art some skills in below describing
Art feature.
According to one embodiment of present invention, there is provided a kind of computational methods of phase bit flipping number, as shown in figure 1, including with
Lower step：
S1, collecting unit inscribe the frequency values and phase value corresponding with frequency values of electromagnetic wave when gathering 21, calculate single
Unit is calculated initial upset number according to the frequency values and phase value at initial two moment；
The frequency values that collecting unit is collected are as follows by array representation：
fm=[8.2 8.41 8.62 8.83 9.04 9.25 9.46 9.67 9.88 10.09 10.3 10.51
10.72 10.93 11.14 11.35 11.56 11.77 11.98 12.19 12.4],
Calculating the initial formula for overturning number is：
Wherein, n is upset number, fa,fbIt is the frequency of electromagnetic wave,It is phase corresponding with frequency, d is thick medium
Degree, ε is the dielectric constant of medium, and μ is the magnetic conductivity of medium, kcFor transmission line ends wave number.
Computing unit is by f0=8.2, f1=8.41,Bring into above-mentioned formula, solve
Equation root is 0.0263 and 0.1879；Computing unit is selected for positive number and closest to the root 0.0263 of integer, and the root is taken
It is output as initially overturning number after whole, therefore, initial upset number n=0.
S2, calculating current time phase valueWith previous moment phase valueBetween difference, judge whether difference exceedes
The saltus step threshold value of setting, i=1,2,3 ..., m-1；
If S3, difference exceed saltus step threshold value, the upset number at current time adds one equal to the upset number of previous moment, when
During i=1, the upset number of previous moment is initial upset number, repeat step S2；
If S4, difference are not above saltus step threshold value, the upset number at current time is equal to the upset number of previous moment, when
During i=1, the upset number of previous moment is initial upset number, repeat step S2.
The saltus step threshold value for setting is 1, is calculatedWithDifference be 0.0266, difference be less than saltus step threshold value, it is known that phase
Overturn, therefore the upset number at current time is equal to initial upset number, is 0；
Repeat step S2, calculatesWithDifference be 0.0131, difference be less than saltus step threshold value, it is known that phase is turned over
Turn, thus current time upset number be equal to previous moment upset number, be 0；
Repeat step S2, calculatesWithDifference be 0.0329, difference be less than saltus step threshold value, it is known that phase is turned over
Turn, thus current time upset number be equal to previous moment upset number, be 0；
...
Repeat step S2, calculatesWithDifference be 0.1163, difference be less than saltus step threshold value, it is known that phase does not occur
Upset, thus current time upset number be equal to previous moment upset number, be 0；
The upset number at all moment is passed through into array representation：N=[0 0000000000000000
0 0 0 0]。
A kind of computing system of phase bit flipping number, as shown in Fig. 2 including：
Collecting unit, frequency values and phase value corresponding with frequency values for gathering the electromagnetic wave inscribed during multiple；
Computing unit, frequency values and phase value according to initial two moment calculate initial upset number, and calculate current
Difference between moment phase value and previous moment phase value；
Saltus step threshold setting unit, for setting saltus step threshold value；
Judging unit, the magnitude relationship for comparing difference and saltus step threshold value, if difference exceedes saltus step threshold value, currently
The upset number that the upset number at moment is equal to previous moment adds one；If difference is not above saltus step threshold value, current time turns over
Revolution is equal to the upset number of previous moment；When the phase value and the phase value at the second moment that difference was the first moment subtract each other gained
When, the upset number of described previous moment is initial upset number；
Memory cell, for storing frequencies value, phase value, initially upset number, difference between phase, setting saltus step threshold value and
Current time overturns number；
Control unit, respectively with collecting unit, computing unit, saltus step threshold setting unit, judging unit and memory cell
Connection, operation and data transfer for controlling each unit.
Above example only represents several embodiments of the invention, and its description is more specific and detailed, but can not manage
It is limitation of the scope of the invention to solve.It should be pointed out that for the person of ordinary skill of the art, not departing from this hair
On the premise of bright design, various modifications and improvements can be made, these belong to the scope of the present invention.Therefore it is of the invention
Protection domain should be defined by claim.
Claims (3)
1. a kind of computational methods of phase bit flipping number, it is characterised in that comprise the following steps：
The frequency values and phase value corresponding with frequency values of electromagnetic wave are inscribed when S1, collection m, and according to initial two moment
Frequency values and phase value are calculated initial upset number；
S2, calculating current time phase valueWith previous moment phase valueBetween difference, judge difference whether exceed setting
Saltus step threshold value, i=1,2,3 ..., m-1；
If S3, difference exceed saltus step threshold value, the upset number at current time adds one, works as i=1 equal to the upset number of previous moment
When, the upset number of previous moment is initial upset number, repeat step S2；
If S4, difference are not above saltus step threshold value, the upset number at current time is equal to the upset number of previous moment, works as i=1
When, the upset number of previous moment is initial upset number, repeat step S2.
2. computational methods of phase bit flipping number according to claim 1, it is characterised in that calculate the formula of initial upset number
For：
By solve close to integer it is just several round after be output as initially overturning number；Wherein, n is upset number, fa,fbIt is electricity
The frequency of magnetic wave,It is phase corresponding with frequency, d is dielectric thickness, and ε is the dielectric constant of medium, and μ is the magnetic of medium
Conductance, kcFor transmission line ends wave number.
3. a kind of computing system of phase bit flipping number, it is characterised in that including：
Collecting unit, frequency values and phase value corresponding with frequency values for gathering the electromagnetic wave inscribed during multiple；
Computing unit, frequency values and phase value according to initial two moment calculate initial upset number, and calculate current time
Difference between phase value and previous moment phase value；
Saltus step threshold setting unit, for setting saltus step threshold value；
Judging unit, the magnitude relationship for comparing the difference and saltus step threshold value, if difference exceedes saltus step threshold value, currently
The upset number that the upset number at moment is equal to previous moment adds one；If difference is not above saltus step threshold value, current time turns over
Revolution is equal to the upset number of previous moment；When the phase value and the phase value at the second moment that difference was the first moment subtract each other gained
When, the upset number of described previous moment is initial upset number；
Memory cell, for storing frequencies value, initially phase value, upset number, difference between phase, setting saltus step threshold value and current
Moment overturns number；
Control unit, is connected with collecting unit, computing unit, saltus step threshold setting unit, judging unit and memory cell respectively,
Operation and data transfer for controlling each unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710083673.1A CN106845133B (en) | 2017-02-16 | 2017-02-16 | A kind of calculation method and computing system of phase bit flipping number |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710083673.1A CN106845133B (en) | 2017-02-16 | 2017-02-16 | A kind of calculation method and computing system of phase bit flipping number |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106845133A true CN106845133A (en) | 2017-06-13 |
| CN106845133B CN106845133B (en) | 2019-04-05 |
Family
ID=59127503
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710083673.1A Active CN106845133B (en) | 2017-02-16 | 2017-02-16 | A kind of calculation method and computing system of phase bit flipping number |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106845133B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113241112A (en) * | 2021-03-25 | 2021-08-10 | 成都佰维存储科技有限公司 | Bad block screening method and device, computer readable storage medium and electronic equipment |
| CN113624258A (en) * | 2021-08-12 | 2021-11-09 | 武汉齐物科技有限公司 | Riding height calibration method and device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5559716A (en) * | 1994-12-28 | 1996-09-24 | Gaalswyk; Mark K. | Livestock feed consumption meter |
| CN1784743A (en) * | 2003-09-09 | 2006-06-07 | 松下电器产业株式会社 | Phase error detection circuit and synchronization clock extraction circuit |
| CN201364164Y (en) * | 2008-11-27 | 2009-12-16 | 北京易控凌博汽车电子技术有限公司 | Adjustable engine rotating speed signal processing circuit |
| US7831330B2 (en) * | 2005-06-21 | 2010-11-09 | Kabushiki Kaisha Toshiba | Process control system, process control method, and method of manufacturing electronic apparatus |
| EP2397863B1 (en) * | 2010-06-15 | 2012-12-12 | Saft | System for monitoring the status of a battery |
| CN103378933A (en) * | 2012-04-26 | 2013-10-30 | 国民技术股份有限公司 | Decoding method, decoding module, signal processing method and signal processing device |
-
2017
- 2017-02-16 CN CN201710083673.1A patent/CN106845133B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5559716A (en) * | 1994-12-28 | 1996-09-24 | Gaalswyk; Mark K. | Livestock feed consumption meter |
| CN1784743A (en) * | 2003-09-09 | 2006-06-07 | 松下电器产业株式会社 | Phase error detection circuit and synchronization clock extraction circuit |
| US7831330B2 (en) * | 2005-06-21 | 2010-11-09 | Kabushiki Kaisha Toshiba | Process control system, process control method, and method of manufacturing electronic apparatus |
| CN201364164Y (en) * | 2008-11-27 | 2009-12-16 | 北京易控凌博汽车电子技术有限公司 | Adjustable engine rotating speed signal processing circuit |
| EP2397863B1 (en) * | 2010-06-15 | 2012-12-12 | Saft | System for monitoring the status of a battery |
| CN103378933A (en) * | 2012-04-26 | 2013-10-30 | 国民技术股份有限公司 | Decoding method, decoding module, signal processing method and signal processing device |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113241112A (en) * | 2021-03-25 | 2021-08-10 | 成都佰维存储科技有限公司 | Bad block screening method and device, computer readable storage medium and electronic equipment |
| CN113241112B (en) * | 2021-03-25 | 2023-11-21 | 成都佰维存储科技有限公司 | Bad block screening method and device, computer readable storage medium and electronic equipment |
| CN113624258A (en) * | 2021-08-12 | 2021-11-09 | 武汉齐物科技有限公司 | Riding height calibration method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106845133B (en) | 2019-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Huang et al. | Theory of impedance response of porous electrodes: simplifications, inhomogeneities, non-stationarities and applications | |
| KR102233608B1 (en) | Auxiliary battery management system | |
| CN111985156B (en) | Method for predicting health state of battery | |
| CN106909101B (en) | A kind of non-intrusion type household electrical appliance sorter and method | |
| CN104408667B (en) | A kind of method and system of electric energy quality synthesis evaluation | |
| Guo et al. | Mathematical model for a spirally-wound lithium-ion cell | |
| CN106845133A (en) | A kind of computational methods and computing system of phase bit flipping number | |
| CN110598336B (en) | Water consumption prediction method and device for water heater, water heater and electronic equipment | |
| CN108390393A (en) | Power distribution network multi-objective reactive optimization method and terminal device | |
| CN115238831B (en) | Fault prediction method, device, computer equipment and storage medium | |
| CN109541283A (en) | A kind of contactless voltage measurement system and method | |
| CN107253633A (en) | A kind of constant stress winding control system and its method towards variable cross-section flexible electronic | |
| CN114441838B (en) | Voltage measurement method and device and voltage sensor | |
| CN105471110A (en) | Low-frequency oscillation mode layered detection method for power system noise signal | |
| Dawei et al. | State of charge estimation for the Vanadium Redox Flow Battery based on Extended Kalman filter using modified parameter identification | |
| CN107301266B (en) | LOC estimation method and system for lithium iron phosphate battery | |
| CN105140911A (en) | Flow-based voltage supporting ability evaluation method of multi-infeed direct-current receiving-end power grid | |
| Zhang et al. | Estimating SOC and SOH of lithium battery based on nano material | |
| You et al. | Power system disturbance location determination based on rate of change of frequency | |
| Liu et al. | Asynchronous harmonic analysis based on out-of-sequence measurement for large-scale residential power network | |
| CN114910812A (en) | Method for screening inconsistent cells in battery pack | |
| CN104573136B (en) | power grid data processing method and device | |
| CN108767822B (en) | Method for matching line model and transformer type for relay protection | |
| CN107507885A (en) | Manufacture of solar cells process monitoring method based on multichannel sensor data | |
| CN103929328B (en) | A kind of method that monobus temp testing controlling system chain rupture is diagnosed automatically |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20191203 Address after: 610041 5 / F, zone B, building 3, No.200, Tianfu 5th Street, Chengdu hi tech Zone, China (Sichuan) pilot Free Trade Zone, Chengdu, Sichuan Province Patentee after: CHENGDU TIANHENG ZHIZAO TECHNOLOGY Co.,Ltd. Address before: 610213 Shuangliu County Economic Development Zone, Southwest Airlines Development Zone, Chengdu, Sichuan, Chengdu, Chengdu University of Electronic Science and technology of China Patentee before: CHENGDU TIANHENG ELECTRICAL SCIENCE & TECHNOLOGY CO.,LTD. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20200409 Address after: 611731 No. 200, Tianquan Road, hi tech Zone (West Zone), Chengdu, Sichuan Patentee after: Chengdu Tianheng Instrument Equipment Co.,Ltd. Address before: 610041 5 / F, zone B, building 3, No.200, Tianfu 5th Street, Chengdu hi tech Zone, China (Sichuan) pilot Free Trade Zone, Chengdu, Sichuan Province Patentee before: CHENGDU TIANHENG ZHIZAO TECHNOLOGY Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| CP03 | Change of name, title or address |
Address after: Room 507, floor 5, block B, building 3, No. 200, Tianfu 5th Street, Chengdu hi tech Zone, China (Sichuan) pilot Free Trade Zone, Chengdu, Sichuan 610041 Patentee after: Zhongke Tianheng (Chengdu) Technology Co.,Ltd. Address before: 611731 No.200 Tianquan Road, high tech Zone (West District), Chengdu City, Sichuan Province Patentee before: Chengdu Tianheng Instrument Equipment Co.,Ltd. |
|
| CP03 | Change of name, title or address |