CN106789759B - Message uploading method and exchange chip - Google Patents
Message uploading method and exchange chip Download PDFInfo
- Publication number
- CN106789759B CN106789759B CN201611177193.3A CN201611177193A CN106789759B CN 106789759 B CN106789759 B CN 106789759B CN 201611177193 A CN201611177193 A CN 201611177193A CN 106789759 B CN106789759 B CN 106789759B
- Authority
- CN
- China
- Prior art keywords
- port
- cpu
- protocol message
- acl rule
- internal loopback
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/50—Queue scheduling
- H04L47/62—Queue scheduling characterised by scheduling criteria
- H04L47/625—Queue scheduling characterised by scheduling criteria for service slots or service orders
- H04L47/6275—Queue scheduling characterised by scheduling criteria for service slots or service orders based on priority
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3018—Input queuing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer And Data Communications (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The embodiment of the invention discloses a message uploading method and an exchange chip, relates to the field of communication, and can configure a protocol message queue uploaded to a CPU in a copy mode to ensure priority scheduling of protocol messages. The method for uploading the message comprises the following steps: the method comprises the steps that a switching chip receives a protocol message through a first port, the protocol message is copied to a target port at the first port according to a first ACL rule, and the target port is an internal loopback port of the switching chip; and the switching chip redirects the protocol message to a specified CPU queue of a CPU port at the internal loopback port according to a second ACL rule. The embodiment of the invention is used for protocol message forwarding.
Description
Technical Field
The embodiment of the invention relates to the field of communication, in particular to a message uploading method and a switching chip.
Background
In a switch architecture, the switch architecture generally includes a switch chip and a CPU (Central Processing Unit), where the switch chip is responsible for forwarding data messages, the CPU is responsible for management and control, and messages that cannot be processed by the switch chip need to be handed over to the CPU for Processing, such as L2 (layer 2, data link layer) management messages, e.g., BPDU (bridge Protocol data Unit), GVRP (Generic Attribute Registration Protocol), ARP (Address Resolution Protocol); l3 (layer 3, network layer) management packets such as RIP (Routing Information Protocol), PIM (Protocol independent multicast), OSPF (Open Shortest Path First), VRRP (Virtual Router Redundancy Protocol), IGMP (Internet group management Protocol), ICMP (Internet Control Message Protocol); data messages include unknown unicast IP (Internet Protocol) messages, unknown multicast messages, RPF (Reverse Path forwarding) failure messages, and various error messages. The switching chip needs to classify and prioritize data streams sent to the CPU in a queue manner and limit the bandwidth of the CPU to ensure that the CPU does not have an excessively high load under any circumstances, thereby providing a stable network environment for users.
There are many ways for the switch chip to identify the Protocol message and send it to the CPU, such as BroadShield, PDU (Protocol Data Unit), L2 forwarding table, ACL (Access Control List), where ACL is the most flexible and convenient way to use. In actual projects, the uploading behavior of protocol messages is copy behavior and TRAP behavior. copy behavior is that the matched message is sent to CPU and then forwarded, TRAP behavior is that the message is only sent to CPU and not forwarded. In the ACL upload mode, they correspond to copy to CPU and redirect behaviors of the ACL, respectively. In some switching chips, for the copy to CPU behavior at ACL, the message to be sent can only be in one queue, and the queue to be sent to CPU cannot be distinguished, while the redirect behavior can specify the CPU queue to which the matched protocol message is to be sent. Thus, for copy to CPU protocol messages, such as DHCP, ARP, OSPF, RIP, etc., which are uploaded to the CPU in a copy behavior manner, priority queues cannot be distinguished, and priority scheduling of the protocol messages cannot be guaranteed.
Disclosure of Invention
Embodiments of the present invention provide a message uploading method and an exchange chip, which can configure a protocol message queue that is uploaded to a CPU in a copy manner, and ensure priority scheduling of a protocol message.
A first aspect provides a method for uploading a message, comprising
The method comprises the steps that a switching chip receives a protocol message through a first port, the protocol message is copied to a target port at the first port according to a first ACL rule, and the target port is an internal loopback port of the switching chip;
And the switching chip redirects the protocol message to a specified CPU queue of a CPU port at the internal loopback port according to a second ACL rule.
In a second aspect, a switch chip is provided, including: a first port, an internal loopback port and a CPU port;
the first port is used for receiving a protocol message and copying the protocol message to a destination port according to a first ACL rule, and the destination port is an internal loopback port of the switching chip;
and the internal loopback port is used for redirecting the protocol message copied by the first port to a specified CPU queue of the CPU port according to a second ACL rule.
in the scheme, the exchange chip receives the protocol message through the first port, the protocol message is copied to the target port at the first port according to the first ACL rule, and the target port is an internal loopback port of the exchange chip; firstly copying the protocol message to an internal loopback port by a copy mode according to a first ACL rule, then redirecting the protocol message to a specified CPU queue of a CPU port by an exchange chip according to a second ACL rule at the internal loopback port, namely redirecting the protocol message received by the internal loopback port to the specified CPU queue of the CPU port by a redirect mode, and reconfiguring the queue of the protocol message uploaded to the CPU by the copy mode in the process because the redirect mode can modify the queue of the protocol message uploaded to the CPU, thereby ensuring the priority scheduling of the protocol message.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art that other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a block diagram of a communication device provided in an embodiment of the present invention;
Fig. 2 is a flowchart of a communication method according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The system architecture and the service scenario described in the embodiment of the present invention are for more clearly illustrating the technical solution of the embodiment of the present invention, and do not form a limitation on the technical solution provided in the embodiment of the present invention, and it can be known by those skilled in the art that the technical solution provided in the embodiment of the present invention is also applicable to similar technical problems along with the evolution of the system architecture and the appearance of a new service scenario.
Technical terms used by embodiments of the present invention include the following:
The ACL is an access control list, and a message identification function implemented by using a TCAM (ternary content addressable memory) lookup device of the switch chip is a general function, and functions of each switch chip of different manufacturers are generally the same.
Internal loopback: the protocol message sent from the port of the switch chip is looped back to the inside of the port of the switch chip.
The basic principle of the invention is as follows: the characteristics of a CPU queue to which a matched message is uploaded can be specified by utilizing a redirect behavior mode, a uploading destination port of the copy behavior mode is firstly modified to be an internal loopback port, the message received by a first port is copied to the internal loopback port through a first ACL rule, then the internal loopback port redirects the protocol message to the specified CPU queue specified by the CPU port through a second ACL rule in the redirect behavior mode, and the behavior of forwarding the protocol message to other second ports is not influenced in the process of uploading the protocol message in the copy behavior mode. Therefore, the queue of the protocol message uploaded to the CPU in a copy behavior mode is reconfigured, and the priority scheduling of the protocol message is ensured.
The above method is described in detail with reference to specific examples. Referring to fig. 1, an embodiment of the present invention is applied to a switching device architecture including: the CPU11 and the switch chip 12, wherein the CPU PORT 121 of the switch chip 12 is connected to the CPU11 through the PCI bus 13, the switch chip 12 further includes a first PORT1 and a second PORT2, and an internal loopback PORT loopback1, wherein the CPU PORT 121, the first PORT1, the second PORT2, and the internal loopback PORT loopback1 may be PORTs that are not distinguished on the switch chip, but are named differently according to the difference of their functions in the embodiment of the present invention.
Based on the above switching device architecture, an embodiment of the present invention provides a message uploading method, which is shown in fig. 2 and includes the following steps:
101. The exchange chip receives the protocol message through the first port, the protocol message is copied to the destination port at the first port according to the first ACL rule, and the destination port is an internal loopback port of the exchange chip.
Wherein, the internal loopback port may be an internal loopback port dedicated for logic of the switch chip, or an internal loopback port set by a physically idle port, where when the idle port is adopted as the internal loopback port, step 101 further includes 100 before, the switch chip configures any idle port of the switch chip as the internal loopback port.
in addition, in step 101, the protocol packet is copied to the internal loopback port by means of copy behavior, and is also forwarded, specifically, the switching chip sends the protocol packet to the second port at the first port, and sends the protocol packet to other devices through the second port. Therefore, the forwarded protocol message is not influenced to be forwarded normally through the second port.
102. And the internal loopback port of the switching chip redirects the protocol message to a specified CPU queue of the CPU port according to a second ACL rule.
Optionally, the above scheme further includes that the switching chip receives a first ACL rule and a second ACL rule issued by the CPU, where the CPU issues the first ACL rule and the second ACL rule to a TCAM space of the switching chip, the priority of the first ACL rule is lower than the priority of the second ACL rule, that is, the first ACL rule is applied to the entire switching chip and does not match any port, that is, any port that receives the protocol packet may match the first ACL rule for subsequent processing, and the second ACL rule is only applied to the ingress direction of the internal loopback port, that is, the step 102 is only executed on the internal loopback port. Thus, after the processing of step 102, the switch chip can assign different CPU queues to the identified different protocol packets, without the behavior of copy to CPU at ACL in the prior art, and because the destination port is the CPU port, the packet to be sent can only be in one queue, and cannot be distinguished from the queue to be sent to CPU (as shown by the dotted arrow in fig. 1). Therefore, under the condition that the CPU port is congested, the protocol message of the CPU queue with low priority is discarded, and the protocol message in the CPU queue with high priority is scheduled.
In the scheme, the exchange chip receives the protocol message through the first port, the protocol message is copied to the target port at the first port according to the first ACL rule, and the target port is an internal loopback port of the exchange chip; firstly copying the protocol message to an internal loopback port by a copy mode according to a first ACL rule, then redirecting the protocol message to a specified CPU queue of a CPU port by an exchange chip according to a second ACL rule at the internal loopback port, namely redirecting the protocol message received by the internal loopback port to the specified CPU queue of the CPU port by a redirect mode, and reconfiguring the queue of the protocol message uploaded to the CPU by the copy mode in the process because the redirect mode can modify the queue of the protocol message uploaded to the CPU, thereby ensuring the priority scheduling of the protocol message.
An embodiment of the invention shown in fig. 2 provides a switch chip, comprising: a first PORT1, an internal loopback PORT loopback1, and a CPU PORT 3;
The first PORT1 is configured to receive a protocol packet, and copy the protocol packet to a destination PORT according to a first ACL rule, where the destination PORT is an internal loopback PORT of the switch chip
loopback1；
The internal loopback PORT loopback1 is configured to redirect the protocol packet copied by the first PORT to a specified CPU queue of the CPU PORT3 according to a second ACL rule.
Optionally, the apparatus further includes a configuration unit CU, configured to configure any idle port of the switch chip as an internal loopback port.
optionally, the switch chip further includes a second PORT2, where the first PORT1 is further configured to send the protocol packet to the second PORT 2; the second PORT2 is configured to send the protocol packet sent by the first PORT to other devices.
Further, the first ACL rule has a lower priority than the second ACL rule. The CPU PORT3 is further configured to receive a first ACL rule and a second ACL rule issued by the CPU.
in the scheme, the exchange chip receives the protocol message through the first port, the protocol message is copied to the target port at the first port according to the first ACL rule, and the target port is an internal loopback port of the exchange chip; firstly copying the protocol message to an internal loopback port by a copy mode according to a first ACL rule, then redirecting the protocol message to a specified CPU queue of a CPU port by an exchange chip according to a second ACL rule at the internal loopback port, namely redirecting the protocol message received by the internal loopback port to the specified CPU queue of the CPU port by a redirect mode, and reconfiguring the queue of the protocol message uploaded to the CPU by the copy mode in the process because the redirect mode can modify the queue of the protocol message uploaded to the CPU, thereby ensuring the priority scheduling of the protocol message.
additionally, a computer-readable medium (or media) is also provided, comprising computer-readable instructions that when executed perform the operations of the method in the above-described embodiments.
Additionally, a computer program product is also provided, comprising the above-described computer-readable medium (or media).
It should be understood that, in various embodiments of the present invention, the sequence numbers of the above-mentioned processes do not mean the execution sequence, and the execution sequence of each process should be determined by its function and inherent logic, and should not constitute any limitation on the implementation process of the embodiments of the present invention.
Those of ordinary skill in the art will appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
It is clear to those skilled in the art that, for convenience and brevity of description, the specific working processes of the above-described systems, apparatuses and units may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
in the several embodiments provided in the present application, it should be understood that the disclosed system, apparatus, and method may be implemented in other ways. For example, the above-described device embodiments are merely illustrative, and for example, the division of the units is only one logical functional division, and other divisions may be realized in practice, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention may be embodied in the form of a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U disk, a removable hard disk, a read-only memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
the above description is only for the specific embodiments of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention, and all the changes or substitutions should be covered within the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the appended claims.
Claims (10)
1. A method for uploading a message, comprising:
the method comprises the steps that a switching chip receives a protocol message through a first port, the protocol message is copied to a target port at the first port according to a first ACL rule, and the target port is an internal loopback port of the switching chip;
And the switching chip redirects the protocol message to a specified CPU queue of a CPU port at the internal loopback port according to a second ACL rule.
2. The method of claim 1, wherein before the switch chip receives a protocol packet via the first port, the method further comprises:
Any idle port of the switch chip is configured as the internal loopback port.
3. The method of claim 1, further comprising:
and sending the protocol message to a second port at the first port, and sending the protocol message to other equipment through the second port.
4. The method of claim 1, wherein the first ACL rule has a lower priority than the second ACL rule.
5. The method of claim 1, further comprising receiving a first ACL rule and a second ACL rule issued by a CPU.
6. A switch chip, comprising: a first port, an internal loopback port and a CPU port;
The first port is used for receiving a protocol message and copying the protocol message to a destination port according to a first ACL rule, and the destination port is an internal loopback port of the switching chip;
And the internal loopback port is used for redirecting the protocol message copied by the first port to a specified CPU queue of the CPU port according to a second ACL rule.
7. The switch chip of claim 6, further comprising a configuration unit configured to configure any free port of the switch chip as the internal loopback port.
8. the switch chip of claim 6, further comprising a second port,
The first port is also used for sending the protocol message to a second port;
And the second port is used for sending the protocol message sent by the first port to other equipment.
9. The switch chip of claim 6, wherein the first ACL rule has a lower priority than the second ACL rule.
10. the switch chip of claim 6, wherein the CPU port is further configured to receive a first ACL rule and a second ACL rule issued by the CPU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611177193.3A CN106789759B (en) | 2016-12-19 | 2016-12-19 | Message uploading method and exchange chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611177193.3A CN106789759B (en) | 2016-12-19 | 2016-12-19 | Message uploading method and exchange chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106789759A CN106789759A (en) | 2017-05-31 |
| CN106789759B true CN106789759B (en) | 2019-12-10 |
Family
ID=58889841
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611177193.3A Active CN106789759B (en) | 2016-12-19 | 2016-12-19 | Message uploading method and exchange chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106789759B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109995678B (en) * | 2017-12-29 | 2022-06-10 | 迈普通信技术股份有限公司 | Message transmission method and device |
| CN111262782B (en) * | 2018-11-30 | 2022-05-20 | 迈普通信技术股份有限公司 | Message processing method, device and equipment |
| CN110851289B (en) * | 2019-10-23 | 2022-11-08 | 新华三信息安全技术有限公司 | Protocol message processing method and switch |
| CN110855685B (en) * | 2019-11-18 | 2021-08-27 | 苏州盛科科技有限公司 | Method and device for realizing CoPP (co-polypropylene) by multiple Slice exchange chips |
| CN111294291B (en) * | 2020-01-16 | 2022-07-12 | 新华三信息安全技术有限公司 | Protocol message processing method and device |
| CN113114584B (en) * | 2021-03-01 | 2023-02-28 | 杭州迪普科技股份有限公司 | Network equipment protection method and device |
| CN113114579B (en) * | 2021-03-30 | 2022-03-25 | 杭州迪普信息技术有限公司 | ACL issuing method and device |
| CN114760108B (en) * | 2022-03-22 | 2023-04-25 | 杭州迪普科技股份有限公司 | Message matching method and device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102594665A (en) * | 2012-02-02 | 2012-07-18 | 中兴通讯股份有限公司 | Business data transmission method and device |
| CN103001793A (en) * | 2012-10-26 | 2013-03-27 | 杭州迪普科技有限公司 | Method and device for managing ACL (access control list) |
| CN103095583A (en) * | 2012-11-09 | 2013-05-08 | 盛科网络（苏州）有限公司 | Method achieving Open flow two-stage flow table through chip loopback and system thereof |
-
2016
- 2016-12-19 CN CN201611177193.3A patent/CN106789759B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102594665A (en) * | 2012-02-02 | 2012-07-18 | 中兴通讯股份有限公司 | Business data transmission method and device |
| CN103001793A (en) * | 2012-10-26 | 2013-03-27 | 杭州迪普科技有限公司 | Method and device for managing ACL (access control list) |
| CN103095583A (en) * | 2012-11-09 | 2013-05-08 | 盛科网络（苏州）有限公司 | Method achieving Open flow two-stage flow table through chip loopback and system thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106789759A (en) | 2017-05-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106789759B (en) | Message uploading method and exchange chip | |
| US10693765B2 (en) | Failure protection for traffic-engineered bit indexed explicit replication | |
| EP3879759B1 (en) | Optimized datapath troubleshooting with trace policy engine | |
| CN106797351B (en) | System and method for performing logical network forwarding using a controller | |
| EP3072264B1 (en) | Method for performing network service insertion | |
| CN106605392B (en) | System and method for operating on a network using a controller | |
| US10050809B2 (en) | Adaptive load balancing for single active redundancy using EVPN designated forwarder election | |
| CN107431642B (en) | System and method for controlling a switch to capture and monitor network traffic | |
| US11115328B2 (en) | Efficient troubleshooting in openflow switches | |
| US9736057B2 (en) | Forwarding packet fragments using L4-L7 headers without reassembly in a software-defined networking (SDN) system | |
| US8913613B2 (en) | Method and system for classification and management of inter-blade network traffic in a blade server | |
| US9008080B1 (en) | Systems and methods for controlling switches to monitor network traffic | |
| US10212095B2 (en) | Maximum transmission unit installation for switches in a software-defined network | |
| US9787567B1 (en) | Systems and methods for network traffic monitoring | |
| CN111131022B (en) | Service flow processing method and device | |
| US10476774B2 (en) | Selective transmission of bidirectional forwarding detection (BFD) messages for verifying multicast connectivity | |
| US9634927B1 (en) | Post-routed VLAN flooding | |
| US9608911B2 (en) | Systems and methods for preventing source suppression of routed information in a load-balanced network | |
| US20240015095A1 (en) | Designating a primary multicast flow and a backup multicast flow for multicast traffic | |
| EP3701686B1 (en) | Optimized datapath troubleshooting | |
| WO2018002688A1 (en) | Head drop scheduler |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP02 | Change in the address of a patent holder | ||
| CP02 | Change in the address of a patent holder |
Address after: 610041 15-24 floor, 1 1 Tianfu street, Chengdu high tech Zone, Sichuan Patentee after: MAIPU COMMUNICATION TECHNOLOGY Co.,Ltd. Address before: 610041 16 Hing Hing Road, Chengdu high tech Development Zone, Sichuan, China 16 Patentee before: MAIPU COMMUNICATION TECHNOLOGY Co.,Ltd. |
|
| CP02 | Change in the address of a patent holder | ||
| CP02 | Change in the address of a patent holder |
Address after: 610041 nine Xing Xing Road 16, hi tech Zone, Sichuan, Chengdu Patentee after: MAIPU COMMUNICATION TECHNOLOGY Co.,Ltd. Address before: 610041 15-24 floor, 1 1 Tianfu street, Chengdu high tech Zone, Sichuan Patentee before: MAIPU COMMUNICATION TECHNOLOGY Co.,Ltd. |