CN106548742B - Panel driving circuit - Google Patents
Panel driving circuit Download PDFInfo
- Publication number
- CN106548742B CN106548742B CN201710036035.4A CN201710036035A CN106548742B CN 106548742 B CN106548742 B CN 106548742B CN 201710036035 A CN201710036035 A CN 201710036035A CN 106548742 B CN106548742 B CN 106548742B
- Authority
- CN
- China
- Prior art keywords
- signal
- node
- resistance
- circuit
- modulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000008054 signal transmission Effects 0.000 claims abstract description 34
- 238000001514 detection method Methods 0.000 claims description 15
- 230000005611 electricity Effects 0.000 claims description 8
- 101100042610 Arabidopsis thaliana SIGB gene Proteins 0.000 description 36
- 101100294408 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) MOT2 gene Proteins 0.000 description 19
- 101150117326 sigA gene Proteins 0.000 description 19
- 101100421503 Arabidopsis thaliana SIGA gene Proteins 0.000 description 17
- 101100042613 Arabidopsis thaliana SIGC gene Proteins 0.000 description 9
- 230000005540 biological transmission Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 6
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000001143 conditioned effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Dc Digital Transmission (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
A panel driving circuit includes a differential signal line pair and an impedance adjusting circuit. The differential signal line pair comprises a first signal transmission line and a second signal transmission line. The first signal transmission line has a first end, a second end and a first node. The first end of the first signal transmission line is used for receiving a first signal. The second signal transmission line has a first end, a second end and a second node. The second signal transmission line is adjacent to the first signal transmission line. The first end of the second signal transmission line is used for receiving a second signal. The second node is a node closest to the first node on the second signal transmission line. The impedance adjusting circuit is electrically connected with the first node and the second node respectively. The impedance adjusting circuit adjusts the impedance value between the first node and the second node according to the first signal and the second signal.
Description
Technical field
The present invention relates to a kind of panel drive circuit, especially a kind of panel drive circuit adjusted for impedance.
Background technique
As display panel is using more more and more universal, the technology of panel industry also tends to be mature.However display panel
There are still some defects for inner working.In general, display panel is internally provided with sequence controller, passes through differential signal line
It is right, necessary signal is provided to multiple source driving chips, to show picture.However, due to being located at sequence controller one end
Impedance and source driving chip one end impedance it is inconsistent, cause signal provided by sequence controller not transmit effectively
To source driving chip, and sequence controller is made to consume excessive electric energy.Therefore, the differential signal line pair how is solved
The problem of impedance matching is an important project.
Summary of the invention
Technical problem to be solved by the invention is to provide a kind of panel drive circuits, can automatically regulate differential wave
The terminal impedance of line pair, and then reach optimized impedance matching.
To achieve the goals above, the present invention provides a kind of panel drive circuits, include differential signal line pair and impedance
Adjust circuit.Differential signal line pair includes the first signal transmssion line and second signal transmission line.First signal transmssion line has the
One end, second end and first node.The first end of first signal transmssion line receives the first signal.Second signal transmission line has the
One end, second end and second node.Second signal transmission line is adjacent to the first signal transmssion line.The first of second signal transmission line
End receives second signal.Wherein second node is with first node on second signal transmission line apart from nearest node.Impedance tune
First node and second node is electrically connected in economize on electricity road.Impedance adjustment circuit is according to the first signal and second signal, adjustment
Impedance value between first node and second node.
The technical effects of the invention are that:
In conclusion panel drive circuit of the invention, to be coupled to the first signal transmssion line by impedance adjustment circuit
First node and second signal transmission line second node, allow the impedance between first node and second node automatic
It is regulated, to reach optimized impedance matching.
Below in conjunction with the drawings and specific embodiments, the present invention will be described in detail, but not as a limitation of the invention.
Detailed description of the invention
Fig. 1 is the structural schematic diagram of display device depicted in an embodiment according to the present invention；
Fig. 2 is the circuit framework figure of panel detection circuit depicted in an embodiment according to the present invention；
Fig. 3 is the circuit framework figure of impedance adjustment circuit depicted in an embodiment according to the present invention；
Fig. 4 is the circuit framework figure of impedance adjustment circuit depicted in another embodiment according to the present invention；
Fig. 5 is the circuit framework figure of impedance adjustment circuit depicted in another embodiment according to the present invention.
Wherein, appended drawing reference
1: sequence controller
2: panel
3: panel detection circuit
30~60: transmission signal line pair
301: the first signal transmssion lines
302: second signal transmission line
32: impedance adjustment circuit
320~324: switching circuit
3201~3204,3221~3225,3241~3244: modulation resistance
34: detection circuit
342: computing circuit
344: first comparator
346: the second comparators
3420: operational amplifier
S3~S6: source electrode drive circuit
The first end of T1: the first signal transmssion line
The second end of T2: the first signal transmssion line
T3: the first end of second signal transmission line
T4: the second end of second signal transmission line
C1: the first end of sequence controller
C2: the second end of sequence controller
N1: first node
N2: second node
R1~R4,3200,3220,3240: resistance
SIG1: the first signal
SIG2: second signal
SIG3: third signal
Vcm: reference voltage
GND: ground voltage
Specific embodiment
Structural principle and working principle of the invention are described in detail with reference to the accompanying drawing:
Please refer to Fig. 1, Fig. 1 is the structural schematic diagram of display device depicted in an embodiment according to the present invention.Such as Fig. 1 institute
Show, display device includes sequence controller 1 and panel 2.Multiple source electrode drive circuit S3~S6 are provided on panel 2.According to one
Embodiment, the sequence controller 1 are to provide digit data (such as data of display color) to source electrode drive circuit
S3~S6 allows source electrode drive circuit S3~S6 that the digit data is converted into analog voltage, to be supplied to face
Pixel unit in plate 2, to carry out the display of picture.As shown in the illustrated embodiment of fig. 1, sequence controller 1 was transmission signal line
To 30~60, digit data is respectively sent to source electrode drive circuit S3~S6.Though the present invention is only with source electrode drive circuit S3
~S6 as an example, however, the present invention is not limited with the quantity of above-mentioned source electrode drive circuit.In this embodiment, transmission
Signal wire is differential signal transmission lines pair to 30~60, with differential impedance.Have in each source electrode drive circuit S3~S6
There is panel drive circuit, it can be to adjust the terminal impedance of differential signal line pair.
Please with reference to Fig. 1 and Fig. 2, Fig. 2 is the circuit of panel detection circuit depicted in an embodiment according to the present invention
Architecture diagram.For convenience of explanation, Fig. 2 is to be illustrated with the circuit framework of the panel detection circuit 3 in source electrode drive circuit S3
It is bright.As shown in Fig. 2, panel detection circuit 3 includes differential signal line to 30 and impedance adjustment circuit 32.Differential signal line is wrapped to 30
Containing the first signal transmssion line 301 and second signal transmission line 302.First signal transmssion line 301 has first end T1 and second end
T2 and first node N1.Second signal transmission line 302 has first end T3 and second end T4 and second node N2.First letter
The first end T1 of number transmission line 301 receives the first signal SIG1.The first end T3 of second signal transmission line 302 receives second signal
SIG2.Second signal transmission line 302 is adjacent to the first signal transmssion line 301.In an embodiment, the first signal for being parallel to each other
Line-spacing between transmission line 301 and second signal transmission line 302 is more than or equal to 2 mils (mil).In an embodiment, such as Fig. 2 institute
Show, the first signal SIG1 and second signal SIG2 are from sequence controller 1.Sequence controller 1 has first end
C1 and second end C2.The first end C1 of sequence controller 1 is electrically connected the first end T1 of the first signal transmssion line 301, and passes through
First signal transmssion line 301 provides the first signal SIG1.The second end C2 of sequence controller 1 is electrically connected second signal transmission line
302 first end T3, and second signal SIG1 is provided by second signal transmission line 302.In the example of Fig. 2, panel detection
Circuit 3 does not include sequence controller 1.In another example, panel detection circuit 3 is to contain sequence controller 1.
First node N1 and second node N2 is electrically connected in impedance adjustment circuit 32.Second node N2 is second signal
With first node N1 apart from nearest node on transmission line 302.Impedance adjustment circuit 32 is believed according to the first signal SIG1 and second
Number SIG2 adjusts the impedance value between first node N1 and second node N2.Specifically, sequence controller 1 is signal transmission
End, to send out the first signal SIG1 and second signal SIG2 to signal by first transmission line 301 and second transmission line 302
The source electrode drive circuit S3 of receiving end, since the first signal SIG1 and second signal SIG2 is differential wave, impedance adjustment circuit
32 can automatically adjust the impedance value between first node N1 and second node N2, and then reach most according to the differential wave
The impedance matching of goodization.
Please with reference to Fig. 2 and Fig. 3, Fig. 3 is the circuit of impedance adjustment circuit depicted in an embodiment according to the present invention
Architecture diagram.As shown in figure 3, impedance adjustment circuit 32 includes resistance 3200, multiple modulation resistance 3201~3204 and switching circuit
320.Resistance 3200 has first end and second end, and first end is electrically connected first node N1.Each modulation resistance 3201~
3204 have first end and second end, and second end is electrically connected second node N2.Switching circuit 320 is electrically connected resistance 3200
Second end and each modulation resistance 3201~3204 first end and second node N2.Switching circuit 320 is according to the first letter
Number SIG1 and second signal SIG2, selectively turn on the second end of resistance 3200 to modulation resistance 3201~3204 one of them
First end or second node N2 current path.Wherein, modulation resistance 3201~3204 all has different impedance values.
Specifically, impedance adjustment circuit 32 can be by the switching of switching circuit 320, one of them electric current is connected
Path reaches the matching of impedance to reach required impedance value.In this embodiment, the impedance value of resistance 3200 is 80 Europe
Nurse, and the impedance value of modulation resistance 3201~3204 is respectively 5 ohm, 10 ohm, 15 ohm and 20 ohm.If with a reality
Example for, it is assumed that the impedance value that reach impedance matching is 80 ohm, and the switching circuit 320 in impedance adjustment circuit 32 can
With according to the first signal SIG1 and second signal SIG2, the current path of the second end of conducting resistance 3200 to second node N2,
In this way, which the impedance value between first node N1 and second node N2 is adjusted to 80 ohm.It is false again in another example
If the impedance value for reaching impedance matching is 85 ohm, the switching circuit 320 in impedance adjustment circuit 32 can be according to the first letter
Number SIG1 and second signal SIG2, the current path of the first end of the second end of conducting resistance 3200 to modulation resistance 3201, into
And the impedance value between first node N1 and second node N2 is made to be adjusted to 85 ohm, and reach the matching of impedance.
Please with reference to Fig. 2 and Fig. 4, Fig. 4 is the electricity of impedance adjustment circuit depicted in another embodiment according to the present invention
Road architecture diagram.As shown in figure 4, impedance adjustment circuit 32 includes resistance 3220, multiple modulation resistance 3221~3225 and switching electricity
Road 322.Resistance 3220 has first end and second end, and first end is electrically connected first node N1.Each modulation resistance 3221
~3225 have first end and second end, and second end is electrically connected second node N2.Switching circuit 322 is electrically connected resistance
3220 second end and the first end of modulation resistance 3221~3225.Switching circuit 322 is believed according to the first signal SIG1 and second
Number SIG2 selectively turns on the second end of resistance 3220 at least one of first end of modulation resistance 3221~3225
Current path.Wherein, the impedance value having the same of modulation resistance 3221~3225 of part.
In this embodiment, the impedance value of resistance 3220 and modulation resistance 3221 is respectively 80 ohm and 60 ohm, and is adjusted
Power transformation resistance 3222~3225 is 20 ohm.Embodiment compared to Fig. 3 above-mentioned is only that single current path is connected, in Fig. 4
Embodiment in, switching circuit 322 can choose the one or more current paths of conducting, to reach the matching of impedance.Citing comes
Say, if assume to reach impedance value required for impedance matching be 100 ohm, switching circuit 322 can with conducting resistance 3220 to
One of them the current path of modulation resistance 3222~3225, can be so that resistance between first node N1 and second node N2
Anti- value is adjusted to 100 ohm and reaches impedance matching.In another example, it is assumed that reach resistance required for impedance matching
Anti- value is 95 ohm, and switching circuit 322 can be with conducting resistance 3220 to the current path of modulation resistance 3221, and conducting resistance
3220 to one of them the current path of modulation resistance 3222~3225, and then between the first node N1 made and second node N2
Impedance value be adjusted to 95 ohm and reach impedance matching.
Please with reference to Fig. 2 and Fig. 5, Fig. 5 is the electricity of impedance adjustment circuit depicted in another embodiment according to the present invention
Road architecture diagram.As shown in figure 5, impedance adjustment circuit 32 includes resistance 3240, modulation resistance 3241~3244 and switching circuit
324.Resistance 3240 has first end and second end, and first node N1 and the second section is electrically connected in first end and second end
Point N2.Each modulation resistance 3241~3244 has first end and second end, and second end is electrically connected second node N2.Switching
Circuit 324 has first end and second end, and first end is electrically connected first node N1, and second end is electrically connected modulation resistance
3241~3244 first end.Switching circuit 324 selectively turns on first according to the first signal SIG1 and second signal SIG2
Node N1 to those at least one of first ends of the second modulation resistance current path.Wherein, the modulation resistance of part
3241~3244 impedance values having the same.
Unlike previous embodiment, in the circuit framework of the embodiment of Fig. 5, impedance adjustment circuit 32 has resistance
3240, it is electrically connected at first node N1 and second node N2.In an example, the impedance value of resistance 3240 is 100 ohm,
And the resistance value of modulation resistance 3241~3244 is 2 kilohms.In this embodiment, switching circuit 324 can be according to the first letter
The current path between first node N1 and modulation resistance 3241~3244 is randomly connected in number SIG1 and second signal SIG2,
To reach impedance matching.It is 95 ohm to reach impedance value required for impedance matching for a concrete instance, switching
Circuit 324 can be connected first node N1 to modulation resistance 3241 first end current path, first segment can be made whereby
The impedance value of point N1 and second node N2 is adjusted to about 95 ohm, and then reaches the matching of impedance.In another example,
Assuming that reaching impedance value required for impedance matching is 90 ohm, first node N1 can be connected to modulation electricity in switching circuit 324
The current path of the first end of resistance 3241 and modulation resistance 3242, the impedance value of first node N1 and second node N2 is just whereby
It is adjustable at about 90 ohm.
In the embodiment of earlier figures 5, the impedance value having the same of modulation resistance 3241~3244 of part.And in another
In embodiment, in the circuit framework of the embodiment of identical Fig. 5, modulation resistance 3241~3244 all has different impedance values.
For example, the resistance value of modulation resistance 3241~3244 is respectively 2 kilohms, 1 kilohm, 600 ohm and 400 ohm, and
The impedance value of resistance 3240 is 100 ohm.In this embodiment, first node is connected to 324 property of can choose of switching circuit
N1 to modulation resistance 3241~3244 one of them first end current path.For actual example, it is assumed that reach
Impedance value to impedance matching is 90 ohm, at this point, the electric current of first node N1 to modulation resistance 3242 is connected in switching circuit 324
Path, can be so that the impedance value between first node N1 and second node N2 be conditioned about 90 ohm.If reaching
Impedance value to impedance matching is 80 ohm, and the current path of first node N1 to modulation resistance 3244 is connected in switching circuit 324,
It can be so that the impedance value between first node N1 and second node N2 be adjusted to 80 ohm.
The embodiment of earlier figures 3 to Fig. 5 are difference state sample implementation possessed by impedance adjustment circuit 32.Those embodiments are all
The impedance between first node N1 and second node N2 can be allowed in five Duan Butong by the automatic switchover of switching circuit
Impedance value (namely 80 ohm, 85 ohm, 90 ohm, 95 ohm, 100 ohm) between be adjusted.However, previous embodiment
The adjustment of impedance value be illustrative only, in other embodiments, impedance can be between first node N1 and second node
Other impedance values are adjusted to, the present invention is not limited with the above embodiments.It is multiple due to being usually provided with inside display panel
Source level driver, actual configuration might have difference, and matching impedance value required for causing is also different.Therefore, lead to
Panel drive circuit of the invention is crossed, impedance value can be adjusted individually according to the difference of configuration, so that whole display
The impedance of device can achieve optimization, and reduces the driving force of sequence controller and reduce power consumption.
In an embodiment, as shown in Fig. 2, detection circuit 34 is electrically connected the second end T2 of the first signal transmssion line 301
With the second end T4 of second signal transmission line 302.Detection circuit 34 makes impedance according to the first signal SIG1 and second signal SIG2
Adjust the impedance value between the adjustment of circuit 32 first node N1 and second node N2.Specifically, detection circuit 34 is to root
According to the first signal SIG1 and second signal SIG2, and then impedance adjustment circuit 32 is selectively notified to carry out first node N1 and the
Impedance value between two node N2 is adjusted.In an embodiment, as shown in Fig. 2, detection circuit 34 includes computing circuit 342, the
One comparator 344 and the second comparator 346.Computing circuit 342 includes resistance R1~R4.Distinguish one end of resistance R1 and resistance R2
The input terminal of operational amplifier 3420 is coupled, the other end of resistance R1 and resistance R2 receives the letter of the first signal SIG1 and second respectively
Number SIG2.Computing circuit 342 exports third signal SIG3 according to the first signal SIG1 and second signal SIG2.
In this embodiment, computing circuit 342 is a subtracter, and the current potential of the third signal SIG3 exported is etc.
In the potential difference of second signal SIG2 and the first signal SIG1.First comparator 344 is electrically connected computing circuit 342.First
For comparator 344 to according to third signal SIG3 and reference voltage Vcm, selectivity generates high potential signal or low-potential signal
Comparison result.That is, exporting a high potential signal when the current potential of third signal SIG3 is greater than reference voltage Vcm.Instead
It exports a low-potential signal when the current potential of third signal SIG3 is less than reference voltage Vcm.Pass through first comparator 344
Output as a result, impedance adjustment circuit 32 can automatically adjust first node N1 and second node N2 between impedance value, to reach
To optimized impedance matching.According to an embodiment, impedance adjustment circuit 32 can sequentially switch its impedance value, and make the first ratio
Compare the size relation between third signal SIG3 and reference voltage Vcm in proper order compared with device 344, allows the adjustment of impedance adjustment circuit 32 the
Impedance value between one node N1 and second node N2, to reach optimized impedance matching.It is continuous by following according to an embodiment
Property switch impedance adjustment circuit 32 can automatically adjust first node N1 and second node N2 between impedance value, to reach most
The impedance matching of goodization.And in addition, the second comparator 346 is electrically connected computing circuit 342.Second comparator 346 is to foundation
Third signal SIG3 is compared with a predeterminated voltage, which is, for example, ground voltage GND, when the current potential of third signal SIG3
When equal to ground voltage GND, representative transmission is abnormal, without the adjustment of impedance, and generates an error message.
In summary, panel drive circuit provided by the present invention, passes through multistage possessed by impedance adjustment circuit
The switching of different impedance values automatically regulates the impedance value between two signal transmssion lines according to the first signal and second signal,
And reach optimized impedance matching, so that signal can completely and be efficiently sent to face from sequence controller
Plate.
Certainly, the present invention can also have other various embodiments, without deviating from the spirit and substance of the present invention, ripe
It knows those skilled in the art and makes various corresponding changes and modifications, but these corresponding changes and change in accordance with the present invention
Shape all should fall within the scope of protection of the appended claims of the present invention.
Claims (8)
1. a kind of panel drive circuit, characterized by comprising:
One differential signal line pair includes:
One first signal transmssion line, has a first end, a second end and a first node, first signal transmssion line this
One end is to receive one first signal；And
One second signal transmission line, has a first end, a second end and a second node, the second signal transmission line adjacent to
First signal transmssion line, the first end of the second signal transmission line is to receive a second signal, the wherein second node
For on the second signal transmission line with the first node apart from nearest node；
The first node and the second node is electrically connected in one impedance adjustment circuit, the impedance adjustment circuit, the impedance tune
Road economize on electricity according to first signal and the second signal, adjusts the impedance value between the first node and the second node；And
One detection circuit, be electrically connected first signal transmssion line the second end and the second signal transmission line this second
End, the detection circuit according to first signal and the second signal, make the impedance adjustment circuit adjust the first node with this
Impedance value between two nodes；
Wherein, which includes:
One computing circuit exports a third signal according to first signal and the second signal；And
One first comparator is electrically connected the computing circuit, and the first comparator is to according to the third signal and a reference electricity
Pressure, selectivity generate a comparison result of a high potential signal or a low-potential signal, which compares according to this
As a result the impedance value between the first node and the second node is adjusted.
2. panel drive circuit as described in claim 1, which is characterized in that the detection circuit also includes:
One second comparator, is electrically connected the computing circuit, which receives the third signal and a predeterminated voltage,
In when the current potential of the third signal be equal to the predeterminated voltage when, generate an error message.
3. panel drive circuit as described in claim 1, which is characterized in that the impedance adjustment circuit includes:
One first resistor, has a first end and a second end, and the first end of the first resistor is electrically connected the first node；
Multiple first modulation resistance, each first modulation resistance have a first end and a second end, each first modulation
The second end of resistance is electrically connected the second node；And
One first switching circuit is electrically connected the second end of the first resistor and the first end of multiple first modulation resistance
And the second node, first switching circuit selectively turn on first electricity according to first signal and the second signal
The second end of resistance to the first end of one of multiple first modulation resistance or the current path of the second node,
In, multiple first modulation resistance all has different impedance values.
4. panel drive circuit as described in claim 1, which is characterized in that the impedance adjustment circuit includes:
One first resistor, has a first end and a second end, and the first end of the first resistor is electrically connected the first node；
Multiple first modulation resistance, each first modulation resistance have a first end and a second end, each first modulation
The second end of resistance is electrically connected the second node；And
One first switching circuit, be electrically connected the first resistor the second end and multiple first modulation resistance this first
End, first switching circuit selectively turn on the second end of the first resistor according to first signal and the second signal
To the current path of multiple at least one of first end of first modulation resistance, wherein multiple first modulation in part
Resistance impedance value having the same.
5. panel drive circuit as described in claim 1, which is characterized in that the impedance adjustment circuit includes:
One second resistance, has a first end and a second end, and first end and the second end of the second resistance are electrical respectively
Connect the first node and the second node；
Multiple second modulation resistance, each second modulation resistance have a first end and a second end, each second modulation
The second end of resistance is electrically connected the second node；And
One second switching circuit has a first end and a second end, and the first end of second switching circuit is electrically connected should
First node, the second end of second switching circuit are electrically connected the first end of multiple second modulation resistance, this second
Switching circuit selectively turns on the first node to multiple second modulation resistance according to first signal and the second signal
The current path of at least one of first end, wherein the multiple second modulation resistance impedance value having the same in part.
6. panel drive circuit as described in claim 1, which is characterized in that the impedance adjustment circuit includes:
One second resistance, has a first end and a second end, and first end and the second end of the second resistance are electrical respectively
Connect the first node and the second node；
Multiple second modulation resistance, each second modulation resistance have a first end and a second end, each second modulation
The second end of resistance is electrically connected the second node；And
One second switching circuit has a first end and a second end, and the first end of second switching circuit is electrically connected should
First node, the second end of second switching circuit are electrically connected the first end of multiple second modulation resistance, this second
Switching circuit selectively turns on the first node to multiple second modulation resistance according to first signal and the second signal
The current path of the first end of one of them, wherein multiple second modulation resistance all has different impedance values.
7. panel drive circuit as described in claim 1, which is characterized in that also include:
One sequential control circuit has a first end and a second end, and the first end of the sequential control circuit is electrically connected should
The first end of first signal transmssion line simultaneously provides first signal, the second end of the sequential control circuit be electrically connected this
The first end of binary signal transmission line simultaneously provides the second signal.
8. panel drive circuit as described in claim 1, which is characterized in that first signal transmssion line and the second signal pass
A line-spacing between defeated line is more than or equal to 2 mils.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW105136959A TWI603306B (en) | 2016-11-11 | 2016-11-11 | Driving circuit for panel |
| TW105136959 | 2016-11-11 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106548742A CN106548742A (en) | 2017-03-29 |
| CN106548742B true CN106548742B (en) | 2019-05-21 |
Family
ID=58398801
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710036035.4A Active CN106548742B (en) | 2016-11-11 | 2017-01-17 | Panel driving circuit |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN106548742B (en) |
| TW (1) | TWI603306B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112017581B (en) * | 2020-09-03 | 2022-02-22 | Tcl华星光电技术有限公司 | Differential signal interface and display device using same |
| CN115035833B (en) * | 2022-05-12 | 2023-06-16 | 重庆惠科金渝光电科技有限公司 | Control circuit, signal control circuit and display device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030047177A (en) * | 2001-12-08 | 2003-06-18 | 삼성전자주식회사 | A Liquid Crystal Display for removing ripple noise |
| CN101241685A (en) * | 2007-01-11 | 2008-08-13 | 三星电子株式会社 | Apparatus for receiving a signal and display apparatus having the same |
| CN102254523A (en) * | 2010-05-18 | 2011-11-23 | 硅工厂股份有限公司 | Chip-on-glass (COG) type liquid crystal display device |
| CN103810983A (en) * | 2012-11-14 | 2014-05-21 | 联咏科技股份有限公司 | Driving integrated circuit |
| CN105096906A (en) * | 2014-05-20 | 2015-11-25 | 联咏科技股份有限公司 | Visual signal transmission system |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI253612B (en) * | 2004-02-03 | 2006-04-21 | Novatek Microelectronics Corp | Flat panel display and source driver thereof |
| CN100403096C (en) * | 2004-03-10 | 2008-07-16 | 友达光电股份有限公司 | Terminal circuit of liquid crystal display and its manufacturing method |
| CN101540146B (en) * | 2008-03-20 | 2011-04-06 | 奇信电子股份有限公司 | Liquid crystal display driving device with interface conversion function |
| TWI407421B (en) * | 2009-02-17 | 2013-09-01 | Au Optronics Corp | Driving apparatus for driving a liquid crystal display panel |
| CN103886844A (en) * | 2013-12-31 | 2014-06-25 | 深圳市华星光电技术有限公司 | Display panel assembly and adjusting method thereof, and display device |
-
2016
- 2016-11-11 TW TW105136959A patent/TWI603306B/en active
-
2017
- 2017-01-17 CN CN201710036035.4A patent/CN106548742B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030047177A (en) * | 2001-12-08 | 2003-06-18 | 삼성전자주식회사 | A Liquid Crystal Display for removing ripple noise |
| CN101241685A (en) * | 2007-01-11 | 2008-08-13 | 三星电子株式会社 | Apparatus for receiving a signal and display apparatus having the same |
| CN102254523A (en) * | 2010-05-18 | 2011-11-23 | 硅工厂股份有限公司 | Chip-on-glass (COG) type liquid crystal display device |
| CN103810983A (en) * | 2012-11-14 | 2014-05-21 | 联咏科技股份有限公司 | Driving integrated circuit |
| CN105096906A (en) * | 2014-05-20 | 2015-11-25 | 联咏科技股份有限公司 | Visual signal transmission system |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI603306B (en) | 2017-10-21 |
| TW201818381A (en) | 2018-05-16 |
| CN106548742A (en) | 2017-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10043429B2 (en) | AMOLED panel test circuit | |
| US10790794B1 (en) | Methods and apparatus for an interface | |
| CN106548742B (en) | Panel driving circuit | |
| CN106208028B (en) | Apparatus for protecting power supply and its power protection method | |
| TWI630591B (en) | Displaying device and protecting circuit thereof | |
| CN206743604U (en) | LED backlight mixes light adjusting circuit and display device | |
| CN112397000A (en) | System and method for sensing current of pixel in display | |
| CN105978564B (en) | Limit the aging effect of analog differential circuit | |
| CN104836548B (en) | The input circuit that the Duty Cycle Distortion of input signal can be compensated | |
| US8085008B2 (en) | System for accounting for switch impendances | |
| CN112447127A (en) | System and method for sensing drive current in a pixel | |
| US10021242B1 (en) | Voltage monitoring circuit and voltage monitoring method | |
| JP2020046444A (en) | Probe card module | |
| TWI662391B (en) | Power supplying device | |
| CN109213708B (en) | Driver of serial deserializing link transmitter | |
| CN108958528A (en) | Embedded touch display device, common voltage feeding mechanism and its Supply Method | |
| CN107562165B (en) | Power supply device and power supply management system for supplying power to server | |
| US7451356B2 (en) | Apparatus for configuring network media connections | |
| CN201946273U (en) | Backlight source control circuit and led display screen | |
| CN104007683A (en) | Debugging circuit and mainboard provide with the debugging circuit | |
| CN115857466B (en) | Controller test system | |
| US7577855B2 (en) | System for controlling current flow to electronic attachment device | |
| CN104505032A (en) | Source drive circuit for liquid crystal display device | |
| CN114564431B (en) | Hybrid transmit side driver and method of using the same | |
| US7096168B2 (en) | Circuit configuration for simulating the input or output load of an analog circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |