CN106470016B - Differential amplifier circuit - Google Patents
Differential amplifier circuit Download PDFInfo
- Publication number
- CN106470016B CN106470016B CN201510514681.8A CN201510514681A CN106470016B CN 106470016 B CN106470016 B CN 106470016B CN 201510514681 A CN201510514681 A CN 201510514681A CN 106470016 B CN106470016 B CN 106470016B
- Authority
- CN
- China
- Prior art keywords
- signal
- input
- resistance
- differential
- negative
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3211—Modifications of amplifiers to reduce non-linear distortion in differential amplifiers
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Amplifiers (AREA)
Abstract
The present invention proposes a kind of differential amplifier circuit, for generating single-ended signal according to a pair of of differential input signal, the differential amplifier circuit includes: having negative input end, positive input terminal, positive output end, the operational amplifier with negative output terminal, wherein, positive output end provides positive output signal as single-ended signal, and negative output terminal provides negative output signal；Positioned at first input resistance to the first differential signal in differential input signal and between negative input end；Positioned at second input resistance to the second differential signal in differential input signal and between positive input terminal；The first feedback resistance between positive output end and negative input end；The second feedback resistance between positive input terminal and ground terminal；First between negative output terminal and negative input end eliminates signal generation device；And second between negative output terminal and positive input terminal eliminates signal generation device.First and second eliminates the case where signal generation device swings for reducing the input common mode voltage of operational amplifier.
Description
Technical field
The related differential amplifier circuit of the present invention, espespecially a kind of differential amplification electricity that can inhibit input common mode voltage and swing situation
Road.
Background technique
Differential amplifier circuit with double-width grinding framework is widely used in many fields, but in differential amplifier circuit
At virtual earth (virtual ground), it but often will appear input common mode voltage and swing (input common mode
Voltage swing) the case where.
It is well known that being differential signal (differential in the signal that differential amplifier circuit is supplied to late-class circuit
Signal in framework), aforementioned input common mode voltage swing the case where may not cause serious influence.
However, being single-ended signal (single-ended in the signal that differential amplifier circuit is supplied to late-class circuit
Signal in framework), such as when differential amplifier circuit is used in the audio devices such as earphone, input common mode voltage is swung not
It only will increase the total harmonic distortion and noise of differential amplifier circuit, can also reduce the gain and the linearity of differential amplifier circuit, because
And differential amplifier circuit is caused to be difficult to all maintain ideal operational effectiveness in the entire voltage range of input signal.
Summary of the invention
In view of this, the virtual connection for how suppressing or eliminating differential amplifier circuit is located in the feelings for input common mode voltage swing occur
Condition, actually problem in the urgent need to address.
The present invention provides a kind of embodiment of differential amplifier circuit, for generating and exporting according to a pair of of differential input signal
One single-ended signal a to load, which includes: an operational amplifier, includes a negative input end, a positive input
End, a positive output end, with a negative output terminal, wherein the positive output end for providing a positive output signal as the single-ended signal,
And the negative output terminal is for providing a negative output signal；One first input resistance is coupled to this to one in differential input signal
Between first differential signal and the negative input end；One second input resistance is coupled to this to one second in differential input signal
Between differential signal and the positive input terminal；One first feedback resistance, is coupled between the positive output end and the negative input end；One
Two feedback resistances are coupled between the positive input terminal and a ground terminal；One first eliminate signal generation device, be coupled to this bear it is defeated
Between outlet and the negative input end, signal is eliminated to the negative input end for providing one first；And one second eliminate signal produce
Generating apparatus is coupled between the negative output terminal and the positive input terminal, eliminates signal to the positive input terminal for providing one second.
One of the advantages of above-described embodiment is that the first elimination signal and the second elimination signal can inhibit or eliminate operation amplifier
The case where input common mode voltage of device is swung, and then the total harmonic distortion and noise of differential amplifier circuit is effectively reduced.
Another advantage of above-described embodiment is so that differential amplifier circuit is in the entire voltage range of input signal, all
The performance in terms of gain and the linearity can effectively be maintained.
Other advantages of the invention will be by following explanation and drawings provide more detailed explanation.
Detailed description of the invention
The drawings described herein are used to provide a further understanding of the present application, constitutes part of this application, this Shen
Illustrative embodiments and their description please are not constituted an undue limitation on the present application for explaining the application.
Fig. 1 is the simplified functional block diagram of differential amplifier circuit of one embodiment of the invention.
[symbol description]
100 differential amplifier circuits
110 operational amplifiers
120 first input resistances
130 second input resistances
140 first feedback resistances
150 second feedback resistances
160 first eliminate signal generation device
170 second eliminate signal generation device
Specific embodiment
Illustrate embodiments of the present invention below in conjunction with relevant drawings.In the drawings, identical label indicates phase
Same or similar element or method flow.
Fig. 1 is the simplified functional block diagram of differential amplifier circuit 100 of one embodiment of the invention.Differential amplifier circuit
100 for according to a pair of of differential input signal Vin and Vip, generating and exporting a single-ended signal Vop to one load 180.As schemed
Show, differential amplifier circuit 100 includes: an operational amplifier 110, one first input resistance 120, one second input resistance 130,
One first feedback resistance 140, one second feedback resistance 150, one first eliminate signal generation device 160 and one second elimination
Signal generation device 170.
Operational amplifier 110 includes a negative input end, a positive input terminal, a positive output end and a negative output terminal.Operation is put
The positive output end of big device 110 is for providing a positive output signal Vop, using as exporting to the single-ended signal Vop of load 180,
And negative output terminal is for providing a negative output signal Von.
One end of first input resistance 120 is coupled to this to one first differential signal Vin in differential input signal, and another
One end is then coupled to the negative input end of operational amplifier 110.
One end of second input resistance 130 is coupled to one second differential signal Vip in differential input signal, and another
End is then coupled to the positive input terminal of operational amplifier 110.
One end of first feedback resistance 140 is coupled to the positive output end of operational amplifier 110, and the other end is then coupled to fortune
Calculate the negative input end of amplifier 110.
One end of second feedback resistance 150 is coupled to the positive input terminal of operational amplifier 110, and the other end is then coupled to difference
Divide a ground terminal Vgnd of amplifying circuit 100.
One end of first elimination signal generation device 160 is coupled to the negative output terminal of operational amplifier 110, and the other end is then
It is coupled to the negative input end of operational amplifier 110, for one first elimination signal to be generated and provided according to negative output signal Von
CS1 is to negative input end.
One end of second elimination signal generation device 170 is coupled to the negative output terminal of operational amplifier 110, and the other end is then
It is coupled to the positive input terminal of operational amplifier 110, for one second elimination signal to be generated and provided according to negative output signal Von
CS2 is to positive input terminal.
By preceding description it is found that the first input resistance 120 is coupled to the first differential signal Vin and operational amplifier 110
Negative input end between.Second input resistance 130 is coupled to the positive input of the second differential signal Vip and operational amplifier 110
Between end.First feedback resistance 140 is coupled between the positive output end and negative input end of operational amplifier 110.Second feedback
Resistance 150 is coupled between the positive input terminal of operational amplifier 110 and the ground terminal Vgnd of differential amplifier circuit 100, and simultaneously
The negative output terminal of operational amplifier 110 will not be coupled to.First elimination signal generation device 160 is coupled to operational amplifier
Between 110 negative output terminal and negative input end.Second elimination signal generation device 170 is then coupled to operational amplifier 110
Between negative output terminal and positive input terminal.
In differential amplifier circuit 100, the resistance value of the resistance value of the first input resistance 120 and the second input resistance 130
Identical, the resistance value of the first feedback resistance 140 is identical as the resistance value of the second feedback resistance 150, and first, which eliminates signal, generates dress
Set 160 equivalent resistance and second eliminate the equivalent resistance of signal generation device 170 it is identical, and first eliminate signal generate
The equivalent resistance of device 160 is twice of the resistance value of the first feedback resistance 140.
In other words, the equivalent resistance of the second elimination signal generation device 170 is the resistance value of the second feedback resistance 150
Twice, the equivalent resistance of the first elimination signal generation device 160 is twice of resistance value of the second feedback resistance 150, and
The equivalent resistance of second elimination signal generation device 170 also can be twice of the resistance value of the first feedback resistance 140.
As shown in Figure 1, the virtual connection of operational amplifier 110 is located in (that is, the positive input of operational amplifier 110 in running
Between end and negative input end), there can be an input common mode voltage (input common mode voltage) Vcm.
In implementation, as long as first eliminates the equivalent of both signal generation device 160 and second elimination signal generation device 170
Resistance value is able to satisfy above-mentioned condition, then the first elimination signal CS1 generated can be effectively reduced or disappear with the second elimination signal CS2
Except the swing degree of input common mode voltage Vcm, that is, the common mode input that the virtual connection for suppressing or eliminating operational amplifier 110 is located in is electric
Pressure swings the case where (input common mode voltage swing), and then the total of differential amplifier circuit 100 is effectively reduced
Harmonic distortion and noise.
In this way, which differential amplifier circuit 100 just can be made in the entire voltage range of differential input signal Vin and Vip
It is interior, it can effectively maintain the good behaviour in terms of gain and the linearity.
In order to simplify the circuit framework of differential amplifier circuit 100 as far as possible, above-mentioned first eliminates signal generation device 160
With the second elimination signal generation device 170 can identical with resistance value two resistance realize.
It note that and aforementioned realize that the first elimination signal generation device 160 and second eliminates signal generation device with resistance
170 mode is exemplary embodiment, not limits to actual implementation mode of the invention.In implementation, also using equivalent
Resistance value is able to satisfy other of aforementioned condition, and actively or passively element realizes that the first elimination signal generation device 160 disappears with second
Except signal generation device 170.
Some vocabulary is used in specification and claims to censure specific element, technology people in the art
Member, same element may be called with different nouns.Present specification and claims are not come with the difference of title
As the mode for distinguishing element, but with the difference of element functionally as the benchmark of differentiation.It is wanted in specification and right
Seeking the "comprising" mentioned in book is open term, should be construed to " including but not limited to ".In addition, " coupling " word exists
This includes any direct and indirect connection means.Therefore, if it is described herein that first element is coupled to second element, then is represented
One element can be attached directly to second element by being electrically connected or being wirelessly transferred, and the signals connection type such as optical delivery,
Or electrical property or signal are connected to second element indirectly by other elements or connection means.
It is used herein " and/or " describing mode, any group comprising one of cited or multiple projects
It closes.In addition, unless specified in the instructions, otherwise the term of any singular lattice all includes the connotation of multiple grid simultaneously.
The foregoing is merely presently preferred embodiments of the present invention, all equivalent variationss done according to the claims in the present invention with repair
Decorations, are all covered by the present invention.
Claims (5)
1. a kind of differential amplifier circuit (100), single-ended for generating according to a pair of of differential input signal (Vin, Vip) and exporting one
Signal (Vop) to one load (180), which is characterized in that the differential amplifier circuit (100) includes:
One operational amplifier (110) includes a negative input end, a positive input terminal, a positive output end and a negative output terminal, wherein
The positive output end is used as the single-ended signal (Vop) for providing a positive output signal (Vop), and the negative output terminal is for providing one
Negative output signal (Von)；
One first input resistance (120), be coupled to this in differential input signal one first differential signal (Vin) with this bear it is defeated
Enter between end；
It is just defeated with this to one second differential signal (Vip) in differential input signal to be coupled to this for one second input resistance (130)
Enter between end；
One first feedback resistance (140), is coupled between the positive output end and the negative input end；
One second feedback resistance (150), is coupled between the positive input terminal and a ground terminal；
One first eliminates signal generation device (160), is coupled between the negative output terminal and the negative input end, for providing one the
One eliminates signal (CS1) to the negative input end；And
One second eliminates signal generation device (170), is coupled between the negative output terminal and the positive input terminal, for providing one the
Two eliminate signal (CS2) to the positive input terminal；
Wherein, first elimination signal (CS1) and second elimination signal (CS2) are for reducing the operational amplifier (110)
Input common mode voltage is swung, which is first feedback resistance (140)
Twice of resistance value, which is second feedback resistance (150)
Twice of resistance value, and first equivalent resistance for eliminating signal generation device (160) is generated with the second elimination signal and is filled
The equivalent resistance for setting (170) is identical.
2. differential amplifier circuit (100) as claimed in claim 1, which is characterized in that second feedback resistance (150) is not coupled to this
Negative output terminal.
3. differential amplifier circuit (100) as claimed in claim 1, which is characterized in that the resistance value of first input resistance (120) with
The resistance value of second input resistance (130) is identical, the resistance value of first feedback resistance (140) and second feedback resistance
(150) resistance value is identical.
4. differential amplifier circuit (100) as claimed in claim 1, which is characterized in that first elimination signal generation device (160)
Equivalent resistance is twice of the resistance value of second feedback resistance (150), and second elimination signal generation device (170)
Equivalent resistance is twice of the resistance value of first feedback resistance (140).
5. differential amplifier circuit (100) as claimed in claim 1, which is characterized in that this first eliminate signal generation device (160) with
Second elimination signal generation device (170) is all resistance.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510514681.8A CN106470016B (en) | 2015-08-20 | 2015-08-20 | Differential amplifier circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510514681.8A CN106470016B (en) | 2015-08-20 | 2015-08-20 | Differential amplifier circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106470016A CN106470016A (en) | 2017-03-01 |
| CN106470016B true CN106470016B (en) | 2019-10-01 |
Family
ID=58228949
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510514681.8A Active CN106470016B (en) | 2015-08-20 | 2015-08-20 | Differential amplifier circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106470016B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107196625B (en) * | 2017-07-03 | 2023-06-09 | 江西联智集成电路有限公司 | Integrator, filter and integration method |
| US11502649B2 (en) * | 2020-04-16 | 2022-11-15 | Mediatek Inc. | High-linearity differential to single ended buffer amplifier |
| CN114236221B (en) * | 2021-10-13 | 2023-09-26 | 北京华峰测控技术股份有限公司 | Differential voltage measurement circuit, device and method |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5760648A (en) * | 1996-08-12 | 1998-06-02 | Motorola, Inc. | Electronic circuit for converting a differential signal into a single-ended signal with common mode voltage rejection by resistor network |
| CN1567716A (en) * | 2003-06-10 | 2005-01-19 | 瑞昱半导体股份有限公司 | Amplifying circuit |
| CN101127510A (en) * | 2006-08-17 | 2008-02-20 | 松下电器产业株式会社 | Differential input class D amplifier |
| CN102053177A (en) * | 2009-11-10 | 2011-05-11 | 北京普源精电科技有限公司 | Active differential voltage probe |
| CN102710226A (en) * | 2012-05-29 | 2012-10-03 | 上海艾为电子技术有限公司 | Power amplifying device |
-
2015
- 2015-08-20 CN CN201510514681.8A patent/CN106470016B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5760648A (en) * | 1996-08-12 | 1998-06-02 | Motorola, Inc. | Electronic circuit for converting a differential signal into a single-ended signal with common mode voltage rejection by resistor network |
| CN1567716A (en) * | 2003-06-10 | 2005-01-19 | 瑞昱半导体股份有限公司 | Amplifying circuit |
| CN101127510A (en) * | 2006-08-17 | 2008-02-20 | 松下电器产业株式会社 | Differential input class D amplifier |
| CN102053177A (en) * | 2009-11-10 | 2011-05-11 | 北京普源精电科技有限公司 | Active differential voltage probe |
| CN102710226A (en) * | 2012-05-29 | 2012-10-03 | 上海艾为电子技术有限公司 | Power amplifying device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106470016A (en) | 2017-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9225293B2 (en) | Pop and click noise reduction | |
| CN106470016B (en) | Differential amplifier circuit | |
| US9225303B1 (en) | Method and apparatus for Class AB audio amplifier output stage voltage protection | |
| US8279004B2 (en) | System for driver amplifier | |
| CN105429603A (en) | Two differential amplifier configuration | |
| EP2632174A1 (en) | A circuit for use with a loudspeaker for portable equipments | |
| US20080186091A1 (en) | Dual Transconductance Amplifiers and Differential Amplifiers Implemented Using Such Dual Transconductance Amplifiers | |
| CN110289820A (en) | A kind of operation amplifier circuit | |
| TW201820776A (en) | Operational amplifier and differential amplifying circuit thereof | |
| KR101694075B1 (en) | Differential Trans-impedance Amplifier | |
| CN102195566B (en) | Static noise cancelling circuit of audio amplifier | |
| CN102118668B (en) | Loudspeaker system and loudspeaker driving circuit | |
| CN105530570A (en) | Analogue signal processing circuit for microphone | |
| CN106464211B (en) | Conversion rate control promotes circuit and method | |
| CN103595356B (en) | High frequency bandwidth amplifying circuit | |
| US9332342B2 (en) | Microphone amplifier circuit | |
| US8723604B2 (en) | Compensation technique for feedback amplifiers | |
| JP2010220195A (en) | Current conveyor based instrumentation amplifier | |
| CN103595352B (en) | It is applied to the low distortion level displacement buffering circuit structure of voice amplifier input stage | |
| CN101834574A (en) | Amplifier circuit and method of signal amplification | |
| CN104124933B (en) | Amplifying circuit, circuit board and electronic equipment | |
| US9985589B2 (en) | System and method for improving total harmonic distortion of an amplifier | |
| US20180123531A1 (en) | Amplifier circuit with reduced feedforward current | |
| CN103762951A (en) | Power amplifier | |
| US9729117B2 (en) | System and method for leakage current control for programmable gain amplifiers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |