CN106451533A - Quasi single-stage transformerless grid-connected inverter and control circuit thereof - Google Patents
Quasi single-stage transformerless grid-connected inverter and control circuit thereof Download PDFInfo
- Publication number
- CN106451533A CN106451533A CN201610816423.XA CN201610816423A CN106451533A CN 106451533 A CN106451533 A CN 106451533A CN 201610816423 A CN201610816423 A CN 201610816423A CN 106451533 A CN106451533 A CN 106451533A
- Authority
- CN
- China
- Prior art keywords
- input
- power switch
- switch pipe
- circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 74
- 238000006243 chemical reaction Methods 0.000 claims abstract description 17
- 230000005611 electricity Effects 0.000 claims description 14
- 230000001939 inductive effect Effects 0.000 claims description 12
- 238000005070 sampling Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 4
- 230000002457 bidirectional effect Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000009795 derivation Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H02J3/383—
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
- H02M7/53871—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/56—Power conversion systems, e.g. maximum power point trackers
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
The invention discloses a quasi single-stage transformerless grid-connected inverter and a control circuit thereof. The grid-connected inverter comprises a DC power conversion circuit and a full-bridge inverter circuit, wherein the full-bridge inverter circuit comprises a first power switch tube, a second power switch tube, a third power switch tube, a fourth power switch tube, a fifth power switch tube, a sixth power switch tube, a power diode, a first DC capacitor, a second DC capacitor, a first filter inductor, a second filter inductor and an AC filter capacitor; and the full-bridge inverter circuit has two connection modes; and two control circuits correspond to two full-bridge inverter topologies respectively. According to the quasi single-stage transformerless grid-connected inverter and the control circuit thereof, the conversion frequency of output power of a photovoltaic assembly is reduced, the on-state loss is reduced and the system efficiency is improved.
Description
Technical field
The invention belongs to converters technical field, particularly to quasi-single-stage transless combining inverter and
Its control circuit.
Background technology
Photovoltaic generating system is connected according to whether with public electric wire net, is divided into and being incorporated into the power networks and independent operating two ways.Its
In, being incorporated into the power networks is that most common mode is applied in generation of electricity by new energy, and combining inverter is as the pass in new energy grid connection system
Key member, improves its conversion efficiency and power density is significant.
With respect to the combining inverter comprising Industrial Frequency Transformer, transless combining inverter has conversion efficiency height, body
Amass little and lightweight advantage, therefore be widely applied.Traditional two-stage type photovoltaic combining inverter, photovoltaic module string exports
All power be both needed to through two-stage high frequency conversion, lead to conversion efficiency to be difficult to improve.For the problems referred to above, document " Zhao Z,
Xu M,Chen Q,et al.Derivation,analysis,and implementation of a boost-buck
converter-based high-efficiency PV inverter.IEEE Transactions on Power
Electronics.2012,27(3):1304-1313. " proposes photovoltaic module voltage and is first boosted by Boost circuit, then by Buck
Circuit high frequency is transformed to steamed bun ripple, grid-connected finally by power frequency bridge commutation, reduces switching loss, improves system effectiveness.Literary composition
Offer " Wu W, Ji J, Blaabjerg F, et al.Aalborg inverter-a new type of " buck in buck,
boost in boost”grid-tied inverter.IEEE Transactions on Power Electronics,
2015,30(9):4784-4793. " proposes a kind of improved three-level formula combining inverter structure, decreases inductance quantity, equally
Improve conversion efficiency.
But, above two scheme makes output power of photovoltaic module all need to convert through three-level, and on-state loss is high, is
System efficiency is in urgent need to be improved.Therefore, it is necessary to work out a kind of photovoltaic possessing high efficiency, low-leakage current and bidirectional power flow operation
Combining inverter and its control method.
Content of the invention
In order to solve the technical problem that above-mentioned background technology proposes, the present invention is intended to provide quasi-single-stage transless is grid-connected inverse
Become device and its control circuit, reduce the number of transitions of output power of photovoltaic module, reduce on-state loss, improve system effectiveness.
In order to realize above-mentioned technical purpose, the technical scheme is that：
A kind of quasi-single-stage transless combining inverter, including dc power translation circuit and full bridge inverter；Described
Full bridge inverter include the first power switch pipe, the second power switch pipe, the 3rd power switch pipe, the 4th power switch pipe,
5th power switch pipe, the 6th power switch pipe, power diode, the first DC capacitor, the second DC capacitor, the first filtered electrical
Sense, the second filter inductance and ac filter electric capacity；The positive pole of the first DC capacitor connects the positive pole and the 6th of photo-voltaic power supply respectively
The drain electrode of power switch pipe, the negative pole of the first DC capacitor connect respectively the negative pole of photo-voltaic power supply, the negative pole of the second DC capacitor,
The source electrode of the 3rd power switch pipe and the source electrode of the 4th power switch pipe, the positive pole of the second DC capacitor connects the 5th power switch
The drain electrode of pipe, the source electrode of the 5th power switch pipe connects the negative electrode of power diode, the colelctor electrode of the first power switch pipe respectively
With the colelctor electrode of the second power switch pipe, the source electrode of anode connection the 6th power switch pipe of power diode, the first power is opened
The emitter stage closing pipe connects the drain electrode of the 3rd power switch pipe and one end of the first filter inductance, the other end of the first filter inductance
Connect one end of ac filter electric capacity, the other end of ac filter electric capacity connects one end of the second filter inductance, the second filtered electrical
The other end of sense connects the emitter stage of the second power switch pipe and the drain electrode of the 4th power switch pipe respectively, ac filter electric capacity
Electrical network is accessed at two ends, and the first end of dc power translation circuit connects the positive pole of photo-voltaic power supply, and the of dc power translation circuit
Two ends connect the negative pole of the second DC capacitor, the positive pole of three-terminal link second DC capacitor of dc power translation circuit.
Further, described dc power translation circuit is boost conversion circuit, its output voltage and input voltage homopolarity
Property, dc power translation circuit controls the voltage constant on the second DC capacitor, and is higher than line voltage peak value.
Based on the control circuit of above-mentioned quasi-single-stage transless combining inverter, including current sensor, the first～the 3rd
Voltage sensor, current regulator, gating circuit, absolute value counting circuit, the first～the second subtracter, the first～the second division
Device, adder, multiplier, the first～the 4th phase inverter, the first～the 3rd comparator, the first～the second with door, OR gate, first～
6th drive circuit；The electric current of current sensor sampling the first filter inductance obtains inductor current feedback signal iLf, the first subtraction
The negative input end of device accesses iLf, positive input terminal access inductive current reference signal i of the first subtracterLr, the first subtracter defeated
Go out end to be connected with the first input end of adder through inductive current adjuster, first voltage sensor sample first DC capacitor
Voltage obtains the first DC capacitor voltage feedback signal uCdc1f, the first input end access u of the first dividerCdc1f, second voltage
The voltage of sensor sample second DC capacitor obtains the second DC capacitor voltage feedback signal uCdc2f, the first of the second divider
The positive input terminal of input and the second subtracter is respectively connected to uCdc2f, the negative input end access DC bias signal of the second subtracter
uBias, the output end of the second subtracter is connected with the positive input terminal of first comparator, the negative input end of first comparator with definitely
The output end of value counting circuit connects, the output end of first comparator connect respectively the 3rd input of gating circuit, first with
The first input end of door and the input of the 4th phase inverter, the output end of the 4th phase inverter is connected with the first input end of second and door
Connect, tertiary voltage sensor sample line voltage obtains line voltage feedback signal ugf, the input of absolute value counting circuit,
Second input of one divider, the second input of the second divider are respectively connected to ugf, the first input end of gating circuit connects
Enter the output end signal u of the first dividergff1, output end u of second input access the second divider of gating circuitgff2, take advantage of
The first input end of musical instruments used in a Buddhist or Taoist mass accesses the output end signal u of gating circuitgff, the second input access proportionality coefficient k of multiplier,
The output end of multiplier connects the second input of adder, and the output end of adder connects the positive input of the second comparator respectively
End and the input of the first phase inverter, the output end of the first phase inverter connects the positive input terminal of the 3rd comparator, the second comparator
Negative-phase input and the negative-phase input of the 3rd comparator be respectively connected to triangle carrier signal ust, the output end of the second comparator
Connect the input of the input of the second phase inverter, the first input end of OR gate and the 4th drive circuit respectively, and by 4 wheel driven
The drive signal u of dynamic circuit output the 4th power switch pipegs4, the output end of the second phase inverter connects the defeated of the second drive circuit
Enter end, the second drive circuit exports the drive signal u of the second power switch pipegs2, the output end of the 3rd comparator connects respectively
The input of the input of three phase inverters, the second input of OR gate and the 3rd drive circuit, the 3rd drive circuit output the 3rd
The drive signal u of power switch pipegs3, the input of output end connection first drive circuit of the 3rd phase inverter, first drives electricity
Road exports the drive signal u of the first power switch pipegs1, the output end of OR gate connect respectively first with the second input of door and
Second with the second input of door, first is connected the input of the 6th power switch pipe, the 6th power switch with the output end of door
Pipe exports the drive signal u of the 6th power switch pipegs6, second is connected the input of the 5th drive circuit with the output end of door, the
Five drive circuits export the drive signal u of the 5th power switch pipegs5.
Further, when the output signal of described first comparator is high level, the output end signal u of gating circuitgffDeng
In first input end signal ugff1；When the output signal of described first comparator is low level, the output end signal of gating circuit
ugffEqual to the second input end signal ugff2.
Further, the amplitude of described proportionality coefficient k and triangle carrier signal ustAmplitude equal；Described direct current biasing letter
Number uBiasMore than zero.
The invention allows for another kind of quasi-single-stage transless combining inverter, including dc power translation circuit with entirely
Bridge inverter circuit；Described full bridge inverter include the first power switch pipe, the second power switch pipe, the 3rd power switch pipe,
4th power switch pipe, the 5th power switch pipe, the 6th power switch pipe, power diode, the first DC capacitor, the second direct current
Electric capacity, the first filter inductance, the second filter inductance and ac filter electric capacity；The positive pole of the first DC capacitor connects photovoltaic electric respectively
The positive pole in source and the anode of power diode, the negative pole of the first DC capacitor connects the negative pole of photo-voltaic power supply, the second direct current respectively
The negative pole of electric capacity and the source electrode of the 6th power switch pipe, the drain electrode of the 6th power switch pipe connects the 3rd power switch pipe respectively
Emitter stage and the emitter stage of the 4th power switch pipe, the positive pole of the second DC capacitor connects the drain electrode of the 5th power switch pipe, the
The source electrode of five power switch pipes connects the negative electrode of power diode, the drain electrode of the first power switch pipe and the second power switch respectively
The drain electrode of pipe, the source electrode of the first power switch pipe connects the colelctor electrode of the 3rd power switch pipe and one end of the first filter inductance,
The other end of the first filter inductance connects one end of ac filter electric capacity, and the other end of ac filter electric capacity connects the second filtered electrical
One end of sense, the other end of the second filter inductance connects the source electrode of the second power switch pipe and the collection of the 4th power switch pipe respectively
Electrode, electrical network is accessed at the two ends of ac filter electric capacity, and the first end of dc power translation circuit connects the positive pole of photo-voltaic power supply, directly
Stream power conversion circuit second end connects the negative pole of the second DC capacitor, and the three-terminal link second of dc power translation circuit is straight
The positive pole of stream electric capacity.
Further, described dc power translation circuit is boost conversion circuit, its output voltage and input voltage homopolarity
Property, dc power translation circuit controls the voltage constant on the second DC capacitor, and is higher than line voltage peak value.
Based on the control circuit of above-mentioned quasi-single-stage transless combining inverter, including current sensor, the first～the 3rd
Voltage sensor, current regulator, gating circuit, absolute value counting circuit, the first～the second subtracter, the first～the second division
Device, adder, multiplier, the first～the 4th phase inverter, the first～the 3rd comparator and door, OR gate, the first～the 6th driving electricity
Road；The electric current of current sensor sampling the first filter inductance obtains inductor current feedback signal iLf, the negative input of the first subtracter
Terminate into iLf, positive input terminal access inductive current reference signal i of the first subtracterLr, the output end of the first subtracter is through inductance
Current regulator is connected with the first input end of adder, and the voltage of first voltage sensor sample first DC capacitor obtains
One DC capacitor voltage feedback signal uCdc1f, the first input end access u of the first dividerCdc1f, second voltage sensor sample
The voltage of the second DC capacitor obtains the second DC capacitor voltage feedback signal uCdc2f, the first input end of the second divider and
The positive input terminal of two subtracters is respectively connected to uCdc2f, the negative input end access DC bias signal u of the second subtracterBias, second
The output end of subtracter is connected with the positive input terminal of first comparator, the negative input end of first comparator and absolute value counting circuit
Output end connect, the output end of first comparator connects the 3rd input of gating circuit and the input of the 4th phase inverter respectively
End, the output end of the 4th phase inverter connects the first input end with door, and tertiary voltage sensor sample line voltage obtains electrical network
Voltage feedback signal ugf, the input of absolute value counting circuit, the second input of the first divider, the second of the second divider
Input is respectively connected to ugf, the output end signal u of first input end access first divider of gating circuitgff1, gating circuit
Second input access the second divider output end ugff2, the output end of the first input end access gating circuit of multiplier
Signal ugff, the second input access proportionality coefficient k of multiplier, the output end of multiplier connects the second input of adder,
The output end of adder connects the positive input terminal of the second comparator and the input of the first phase inverter respectively, the first phase inverter defeated
Go out the positive input terminal that end connects the 3rd comparator, the negative-phase input of the negative-phase input of the second comparator and the 3rd comparator divides
Jie Ru not triangle carrier signal ust, the output end of the second comparator connect respectively the input of the second phase inverter, the first of OR gate
Input and the input of the 4th drive circuit, and the drive signal u by the 4th driving circuit output the 4th power switch pipegs4,
The output end of the second phase inverter connects the input of the second drive circuit, and the second drive circuit exports the drive of the second power switch pipe
Dynamic signal ugs2, the output end of the 3rd comparator connects second input and the 3rd of the input of the 3rd phase inverter, OR gate respectively
The input of drive circuit, the 3rd drive circuit exports the drive signal u of the 3rd power switch pipegs3, the output of the 3rd phase inverter
End connects the input of the first drive circuit, and the first drive circuit exports the drive signal u of the first power switch pipegs1, OR gate
Output end connects and the second input of door and the input of the 6th power switch pipe, and the 6th power switch pipe exports the 6th power
The drive signal u of switching tubegs6, it is connected the input of the 5th drive circuit, the 5th drive circuit output the 5th with the output end of door
The drive signal u of power switch pipegs5.
Further, when the output signal of described first comparator is high level, the output end signal u of gating circuitgffDeng
In first input end signal ugff1；When the output signal of described first comparator is low level, the output end signal of gating circuit
ugffEqual to the second input end signal ugff2.
Further, the amplitude of described proportionality coefficient k and triangle carrier signal ustAmplitude equal；Described direct current biasing letter
Number uBiasMore than zero.
The beneficial effect brought using technique scheme：
The present invention reduces the conversion series of photo-voltaic power supply power is so that only Partial Power converts electricity through dc power
Road high frequency conversion, reduces power attenuation.Meanwhile, the present invention possesses bidirectional power flow operation and the feature of low-leakage current.Therefore,
The present invention is applied to the grid-connected application scenario of single-phase transless, especially in the photovoltaic higher for conversion efficiency and leakage current requirement
The field of generating electricity by way of merging two or more grid systems has broad application prospects.
Brief description
Fig. 1 is the quasi-single-stage transless combining inverter circuit diagram of the embodiment of the present invention one；
Fig. 2 is dc power translation circuit topological diagram in embodiment one；
Fig. 3 is the electric operation control circuit figure of full bridge inverter in embodiment one；
Fig. 4 (a) -4 (f) is six kinds of operation mode figures of embodiment one；
Fig. 5 is the quasi-single-stage transless combining inverter circuit diagram of the embodiment of the present invention two；
Fig. 6 is dc power translation circuit topological diagram in embodiment two；
Fig. 7 is the electric operation control circuit figure of full bridge inverter in embodiment two；
Fig. 8 (a) -8 (f) is six kinds of operation mode figures of embodiment two.
Specific embodiment
Below with reference to accompanying drawing, technical scheme is described in detail.
A kind of quasi-single-stage transless combining inverter, including dc power translation circuit and full bridge inverter.This
The bright concrete attachment structure proposing each part of 2 kinds of full bridge inverters.
The first topological structure of the present invention as shown in Figure 1, full bridge inverter 2 includes the first power switch tube S1,
Two power switch tube S2, the 3rd power switch tube S3, the 4th power switch tube S4, the 5th power switch tube S5, the 6th power switch
Pipe S6, power diode D, the first DC capacitor Cdc1, the second DC capacitor Cdc2, the first filter inductance Lf1, the second filter inductance
Lf2With ac filter electric capacity Cf.
First DC capacitor Cdc1Positive pole connect positive pole and the 6th power switch tube S of photo-voltaic power supply PV respectively6Leakage
Pole, the first DC capacitor Cdc1Negative pole connect the negative pole of photo-voltaic power supply PV, the second DC capacitor C respectivelydc2Negative pole, the 3rd work(
Rate switching tube S3Source electrode and the 4th power switch tube S4Source electrode, the second DC capacitor Cdc2Positive pole connect the 5th power switch
Pipe S5Drain electrode, the 5th power switch tube S5Source electrode connect the negative electrode of power diode D, the first power switch tube S respectively1's
Colelctor electrode and the second power switch tube S2Colelctor electrode, the anode of power diode D connects the 6th power switch tube S6Source electrode,
First power switch tube S1Emitter stage connect the 3rd power switch tube S3Drain electrode and the first filter inductance Lf1One end, first
Filter inductance Lf1The other end connect ac filter electric capacity CfOne end, ac filter electric capacity CfThe other end connect second filtering
Inductance Lf2One end, the second filter inductance Lf2The other end connect the second power switch tube S respectively2Emitter stage and the 4th power
Switching tube S4Drain electrode, ac filter electric capacity CfTwo ends access electrical network, the first end of dc power translation circuit 1 connects photovoltaic
The positive pole of power supply, the second end of dc power translation circuit 1 connects the second DC capacitor Cdc2Negative pole, dc power conversion electricity
Three-terminal link the second DC capacitor C on road 1dc2Positive pole.
Dc power translation circuit 1 controls the second DC capacitor Cdc2On voltage be steady state value, and be more than line voltage ug
Peak value.Dc power translation circuit 1 can adopt multiple circuit topologies, and Fig. 2 gives a kind of dc power translation circuit topology,
Using Boost translation circuit.This circuit and its element here are not described in detail, and those of ordinary skill in the art pass through to read
State content it is possible to understand that its connected mode, composition and function.
Possess low leakage characteristic for realizing quasi-single-stage combining inverter, devise the first topological full-bridge inverting above-mentioned
The control circuit of circuit, as shown in Figure 3.This control circuit includes current sensor, first～tertiary voltage sensor, electric current tune
Section device, gating circuit, absolute value counting circuit, the first～the second subtracter, the first～the second divider, adder, multiplier,
First～the 4th phase inverter, the first～the 3rd comparator, the first～the second and door, OR gate, the first～the 6th drive circuit.
Current sensor sampling the first filter inductance Lf1Electric current obtain inductor current feedback signal iLf, the first subtracter
Negative input end access iLf, positive input terminal access inductive current reference signal i of the first subtracterLr, the output of the first subtracter
End is connected with the first input end of adder through inductive current adjuster, first voltage sensor sample the first DC capacitor Cdc1
Voltage obtain first DC capacitor voltage feedback signal uCdc1f, the first input end access u of the first dividerCdc1f, the second electricity
Pressure sensor sampling the second DC capacitor Cdc2Voltage obtain second DC capacitor voltage feedback signal uCdc2f, the second divider
First input end and the positive input terminal of the second subtracter be respectively connected to uCdc2f, it is inclined that the negative input end of the second subtracter accesses direct current
Confidence uBias, the output end of the second subtracter is connected with the positive input terminal of first comparator, the negative input end of first comparator
Be connected with the output end of absolute value counting circuit, the output end of first comparator connect respectively the 3rd input of gating circuit,
First with the first input end of door and the input of the 4th phase inverter, the output end of the 4th phase inverter is defeated with the first of door with second
Enter end to connect, tertiary voltage sensor sample line voltage obtains line voltage feedback signal ugf, absolute value counting circuit defeated
Enter end, the second input of the first divider, the second input of the second divider are respectively connected to ugf, the first of gating circuit be defeated
Enter the output end signal u terminating into the first dividergff1, the output end of second input access the second divider of gating circuit
ugff2, the output end signal u of the first input end access gating circuit of multipliergff, the second input access ratio of multiplier
Coefficient k, the output end of multiplier connects the second input of adder, and the output end of adder connects the second comparator respectively
Positive input terminal and the input of the first phase inverter, the positive input terminal of output end connection the 3rd comparator of the first phase inverter, second
The negative-phase input of the negative-phase input of comparator and the 3rd comparator is respectively connected to triangle carrier signal ust, the second comparator
Output end connects the input of the input of the second phase inverter, the first input end of OR gate and the 4th drive circuit respectively, and by
4th driving circuit output the 4th power switch tube S4Drive signal ugs4, output end connection second driving of the second phase inverter
The input of circuit, the second drive circuit exports the second power switch tube S2Drive signal ugs2, the output end of the 3rd comparator
Connect the input of the input, the second input of OR gate and the 3rd drive circuit of the 3rd phase inverter respectively, the 3rd drives electricity
Road exports the 3rd power switch tube S3Drive signal ugs3, the input of output end connection first drive circuit of the 3rd phase inverter
End, the first drive circuit exports the first power switch tube S1Drive signal ugs1, the output end of OR gate connects first and door respectively
The second input and second with the second input of door, first is connected the input of the 6th power switch pipe with the output end of door
End, the 6th power switch pipe exports the 6th power switch tube S6Drive signal ugs6, second is connected the 5th drive with the output end of door
The input of dynamic circuit, the 5th drive circuit exports the 5th power switch tube S5Drive signal ugs5.
Wherein, when the output signal of first comparator is high level, the output end signal u of gating circuitgffDefeated equal to first
Enter end signal ugff1；When the output signal of first comparator is low level, the output end signal u of gating circuitgffDefeated equal to second
Enter end signal ugff2.The amplitude of proportionality coefficient k and triangle carrier signal ustAmplitude equal.DC bias signal uBiasIt is more than
Zero.
Based on the control circuit shown in Fig. 3, the first topological full bridge inverter comprises six kinds of operation modes, successively such as
Shown in Fig. 4 (a) -4 (f).
First mode：First power switch tube S1, the 4th power switch tube S4With the 5th power switch tube S5Open-minded, no matter
6th power switch tube S6Whether open-minded, grid current is by photo-voltaic power supply UPVFlow to electrical network ug.
Second mode：First power switch tube S1, the 4th power switch tube S4With the 6th power switch tube S6Open-minded, other
Switching tube turns off, and power diode D turns on, and grid current is by photo-voltaic power supply UPVFlow to electrical network ug.
3rd mode：First power switch tube S1Open-minded, rest switch pipe turns off, and grid current passes through the first power switch
Pipe S1With the second power switch tube S2Anti-paralleled diode afterflow.
4th mode：Second power switch tube S2, the 3rd power switch tube S3With the 5th power switch tube S5Open-minded, no matter
6th power switch tube S6Whether open-minded, grid current is by photo-voltaic power supply UPVFlow to electrical network ug.
5th mode：Second power switch tube S2, the 3rd power switch tube S3With the 6th power switch tube S6Open-minded, other
Switching tube turns off, and power diode D turns on, and grid current is by photo-voltaic power supply UPVFlow to electrical network ug.
6th mode：Second power switch tube S2Open-minded, rest switch pipe turns off, and grid current passes through the second power switch
Pipe S2With the first power switch tube S1Anti-paralleled diode afterflow.
The positive half cycle of line voltage, electrical network ugVoltage magnitude be higher than photo-voltaic power supply UPVDuring amplitude, full bridge inverter is
Switch between one mode and the 3rd mode；Electrical network ugVoltage magnitude be less than photo-voltaic power supply UPVDuring amplitude, full bridge inverter exists
Switch between second mode and the 3rd mode.
Line voltage negative half period, electrical network ugAbsolute value of voltage amplitude be higher than photo-voltaic power supply UPVDuring amplitude, full-bridge inverting
Circuit switches between the 4th mode and the 6th mode；Electrical network ugAbsolute value of voltage amplitude be less than photo-voltaic power supply UPVAmplitude
When, full bridge inverter switches between the 5th mode and the 6th mode.
The invention allows for the second topology of full bridge inverter, as shown in Figure 5.Full bridge inverter 2 ' includes the
One power switch tube S11, the second power switch tube S12, the 3rd power switch tube S13, the 4th power switch tube S14, the 5th power opens
Close pipe S15, the 6th power switch tube S16, power diode D11, the first DC capacitor Cdc11, the second DC capacitor Cdc12, first filter
Ripple inductance Lf11, the second filter inductance Lf12With ac filter electric capacity Cf1.
First DC capacitor Cdc11Positive pole connect positive pole and the power diode D of photo-voltaic power supply PV respectively11Anode,
One DC capacitor Cdc11Negative pole connect the negative pole of photo-voltaic power supply PV, the second DC capacitor C respectivelydc12Negative pole and the 6th power
Switching tube S16Source electrode, the 6th power switch tube S16Drain electrode connect the 3rd power switch tube S respectively13Emitter stage and the 4th
Power switch tube S14Emitter stage, the second DC capacitor Cdc12Positive pole connect the 5th power switch tube S15Drain electrode, the 5th work(
Rate switching tube S15Source electrode connect power diode D respectively11Negative electrode, the first power switch tube S11Drain electrode and the second power
Switching tube S12Drain electrode, the first power switch tube S11Source electrode connect the 3rd power switch tube S13Colelctor electrode and first filtering
Inductance Lf11One end, the first filter inductance Lf11The other end connect ac filter electric capacity Cf1One end, ac filter electric capacity Cf1
The other end connect the second filter inductance Lf12One end, the second filter inductance Lf12The other end connect the second power switch respectively
Pipe S12Source electrode and the 4th power switch tube S14Colelctor electrode, ac filter electric capacity Cf1Two ends access electrical network, dc power become
The first end changing circuit 1 ' connects the positive pole of photo-voltaic power supply, and the second end of dc power translation circuit 1 ' connects the second DC capacitor
Cdc12Negative pole, three-terminal link the second DC capacitor C of dc power translation circuit 1 'dc12Positive pole.
Dc power translation circuit 1 ' still adopts said structure, specifically as shown in Figure 6.
Possesses low leakage characteristic for realizing quasi-single-stage combining inverter, the full-bridge that the present invention devises second topology is inverse
Become the control circuit of circuit, as shown in Figure 7.This control circuit includes current sensor, first～tertiary voltage sensor, electric current
Adjuster, gating circuit, absolute value counting circuit, the first～the second subtracter, the first～the second divider, adder, multiplication
Device, the first～the 4th phase inverter, the first～the 3rd comparator and door, OR gate, the first～the 6th drive circuit；Current sensor
Sample the first filter inductance Lf11Electric current obtain inductor current feedback signal iLf, the negative input end access i of the first subtracterLf,
The positive input terminal of the first subtracter accesses inductive current reference signal iLr, the output end of the first subtracter is through inductive current adjuster
It is connected with the first input end of adder, first voltage sensor sample the first DC capacitor Cdc11Voltage obtain the first direct current
Capacitance voltage feeds back signal uCdc1f, the first input end access u of the first dividerCdc1f, second voltage sensor sample second is straight
Stream electric capacity Cdc12Voltage obtain second DC capacitor voltage feedback signal uCdc2f, the first input end of the second divider and second
The positive input terminal of subtracter is respectively connected to uCdc2f, the negative input end access DC bias signal u of the second subtracterBias, second subtracts
The output end of musical instruments used in a Buddhist or Taoist mass is connected with the positive input terminal of first comparator, the negative input end of first comparator and absolute value counting circuit
Output end connects, and the output end of first comparator connects the 3rd input of gating circuit and the input of the 4th phase inverter respectively
End, the output end of the 4th phase inverter connects the first input end with door, and tertiary voltage sensor sample line voltage obtains electrical network
Voltage feedback signal ugf, the input of absolute value counting circuit, the second input of the first divider, the second of the second divider
Input is respectively connected to ugf, the output end signal u of first input end access first divider of gating circuitgff1, gating circuit
Second input access the second divider output end ugff2, the output end of the first input end access gating circuit of multiplier
Signal ugff, the second input access proportionality coefficient k of multiplier, the output end of multiplier connects the second input of adder,
The output end of adder connects the positive input terminal of the second comparator and the input of the first phase inverter respectively, the first phase inverter defeated
Go out the positive input terminal that end connects the 3rd comparator, the negative-phase input of the negative-phase input of the second comparator and the 3rd comparator divides
Jie Ru not triangle carrier signal ust, the output end of the second comparator connect respectively the input of the second phase inverter, the first of OR gate
Input and the input of the 4th drive circuit, and by the 4th driving circuit output the 4th power switch tube S14Drive signal
ugs4, the input of output end connection second drive circuit of the second phase inverter, the second drive circuit exports the second power switch pipe
S12Drive signal ugs2, the output end of the 3rd comparator connects the second input of the input of the 3rd phase inverter, OR gate respectively
With the input of the 3rd drive circuit, the 3rd drive circuit output the 3rd power switch tube S13Drive signal ugs3, the 3rd is anti-phase
The output end of device connects the input of the first drive circuit, and the first drive circuit exports the first power switch tube S11Drive signal
ugs1, output end connection and the second input of door and the input of the 6th power switch pipe of OR gate, the 6th power switch pipe is defeated
Go out the 6th power switch tube S16Drive signal ugs6, it is connected the input of the 5th drive circuit, the 5th driving with the output end of door
Circuit output the 5th power switch tube S15Drive signal ugs5.
Based on the control circuit shown in Fig. 7, the first kind of way of full bridge inverter comprises six kinds of operation modes, such as Fig. 8
Shown in (a) -8 (b)：
First mode：First power switch tube S11, the 4th power switch tube S14, the 5th power switch tube S15With the 6th work(
Rate switching tube S16Open-minded, grid current is by photo-voltaic power supply UPVFlow to electrical network ug.
Second mode：First power switch tube S11, the 4th power switch tube S14With the 6th power switch tube S16Open-minded, its
Its switching tube turns off, power diode D1Conducting, grid current is by photo-voltaic power supply UPVFlow to electrical network ug.
3rd mode：4th power switch tube S14Open-minded, rest switch pipe turns off, and grid current passes through the 4th power switch
Pipe S14With the 3rd power switch tube S13Anti-paralleled diode afterflow.
4th mode：Second power switch tube S12, the 3rd power switch tube S13With the 5th power switch tube S15With the 6th work(
Rate switching tube S16Open-minded, grid current is by photo-voltaic power supply UPVFlow to electrical network ug.
5th mode：Second power switch tube S12, the 3rd power switch tube S13With the 6th power switch tube S16Open-minded, its
Its switching tube turns off, power diode D1Conducting, grid current is by photo-voltaic power supply UPVFlow to electrical network ug.
6th mode：3rd power switch tube S13Open-minded, rest switch pipe turns off, and grid current passes through the 3rd power switch
Pipe S13With the 4th power switch tube S14Anti-paralleled diode afterflow.
The positive half cycle of line voltage, electrical network ugVoltage magnitude be higher than photo-voltaic power supply UPVDuring amplitude, full bridge inverter is
Switch between one mode and the 3rd mode；Electrical network ugVoltage magnitude be less than photo-voltaic power supply UPVDuring amplitude, full bridge inverter exists
Switch between second mode and the 3rd mode.
Line voltage negative half period, electrical network ugAbsolute value of voltage amplitude be higher than photo-voltaic power supply UPVDuring amplitude, full-bridge inverting
Circuit switches between the 4th mode and the 6th mode；Electrical network ugAbsolute value of voltage amplitude be less than photo-voltaic power supply UPVAmplitude
When, full bridge inverter switches between the 5th mode and the 6th mode.
Above example technological thought only to illustrate the invention is it is impossible to limit protection scope of the present invention with this, every
According to technological thought proposed by the present invention, any change done on the basis of technical scheme, each fall within the scope of the present invention
Within.
Claims (10)
1. a kind of quasi-single-stage transless combining inverter it is characterised in that：Inverse including dc power translation circuit (1) and full-bridge
Become circuit (2)；Described full bridge inverter (2) includes the first power switch pipe (S1), the second power switch pipe (S2), the 3rd work(
Rate switching tube (S3), the 4th power switch pipe (S4), the 5th power switch pipe (S5), the 6th power switch pipe (S6), power two pole
Pipe (D), the first DC capacitor (Cdc1), the second DC capacitor (Cdc2), the first filter inductance (Lf1), the second filter inductance (Lf2)
With ac filter electric capacity (Cf)；First DC capacitor (Cdc1) positive pole connect the positive pole of photo-voltaic power supply respectively and the 6th power is opened
Close pipe (S6) drain electrode, the first DC capacitor (Cdc1) negative pole connect the negative pole of photo-voltaic power supply, the second DC capacitor respectively
(Cdc2) negative pole, the 3rd power switch pipe (S3) source electrode and the 4th power switch pipe (S4) source electrode, the second DC capacitor
(Cdc2) positive pole connect the 5th power switch pipe (S5) drain electrode, the 5th power switch pipe (S5) source electrode connect power two respectively
The negative electrode of pole pipe (D), the first power switch pipe (S1) colelctor electrode and the second power switch pipe (S2) colelctor electrode, power two pole
The anode of pipe (D) connects the 6th power switch pipe (S6) source electrode, the first power switch pipe (S1) emitter stage connect the 3rd power
Switching tube (S3) drain electrode and the first filter inductance (Lf1) one end, the first filter inductance (Lf1) the other end connect ac filter
Electric capacity (Cf) one end, ac filter electric capacity (Cf) the other end connect the second filter inductance (Lf2) one end, the second filtered electrical
Sense (Lf2) the other end connect the second power switch pipe (S respectively2) emitter stage and the 4th power switch pipe (S4) drain electrode, hand over
Stream filter capacitor (Cf) two ends access electrical network, the first end of dc power translation circuit (1) connects the positive pole of photo-voltaic power supply, directly
Second end of stream power conversion circuit (1) connects the second DC capacitor (Cdc2) negative pole, the of dc power translation circuit (1)
Three-terminal link the second DC capacitor (Cdc2) positive pole.
2. according to claim 1 a kind of quasi-single-stage transless combining inverter it is characterised in that：Described dc power becomes
Changing circuit (1) is boost conversion circuit, its output voltage and input voltage same polarity, and dc power translation circuit (1) controls the
Two DC capacitor (Cdc2) on voltage constant, and be higher than line voltage peak value.
3. based on the control circuit of quasi-single-stage transless combining inverter a kind of described in claim 1 it is characterised in that：Including
Current sensor, first～tertiary voltage sensor, current regulator, gating circuit, absolute value counting circuit, the first～the second
Subtracter, the first～the second divider, adder, multiplier, the first～the 4th phase inverter, the first～the 3rd comparator, first
～the second with door, OR gate, the first～the 6th drive circuit；Current sensor sampling the first filter inductance (Lf1) electric current obtain electricity
Inducing current feeds back signal iLf, the negative input end access i of the first subtracterLf, the positive input terminal access inductive current of the first subtracter
Reference signal iLr, the output end of the first subtracter is connected with the first input end of adder through inductive current adjuster, the first electricity
Pressure sensor sampling the first DC capacitor (Cdc1) voltage obtain first DC capacitor voltage feedback signal uCdc1f, the first division
The first input end of device accesses uCdc1f, second voltage sensor sample the second DC capacitor (Cdc2) voltage obtain the second direct current
Capacitance voltage feeds back signal uCdc2f, the positive input terminal of the first input end of the second divider and the second subtracter is respectively connected to
uCdc2f, the negative input end access DC bias signal u of the second subtracterBias, the output end of the second subtracter and first comparator
Positive input terminal connect, the negative input end of first comparator is connected with the output end of absolute value counting circuit, first comparator
Output end connects the 3rd input of gating circuit, first and the first input end of door and the input of the 4th phase inverter respectively,
The output end of the 4th phase inverter is connected with the first input end of door with second, and tertiary voltage sensor sample line voltage obtains electricity
Net voltage feedback signal ugf, the input of absolute value counting circuit, the second input of the first divider, the of the second divider
Two inputs are respectively connected to ugf, the output end signal u of first input end access first divider of gating circuitgff1, gating electricity
Second input on road accesses output end u of the second dividergff2, the output of the first input end access gating circuit of multiplier
End signal ugff, the second input access proportionality coefficient k of multiplier, the output end of multiplier connects the second input of adder
End, the output end of adder connects the positive input terminal of the second comparator and the input of the first phase inverter, the first phase inverter respectively
Output end connect the 3rd comparator positive input terminal, the negative-phase input of the second comparator and the 3rd comparator negative input
End is respectively connected to triangle carrier signal ust, the output end of the second comparator connects the input of the second phase inverter, OR gate respectively
First input end and the input of the 4th drive circuit, and by the 4th driving circuit output the 4th power switch pipe (S4) driving
Signal ugs4, the input of output end connection second drive circuit of the second phase inverter, the second drive circuit exports the second power and opens
Close pipe (S2) drive signal ugs2, the output end of the 3rd comparator connect respectively the input of the 3rd phase inverter, the second of OR gate
Input and the input of the 3rd drive circuit, the 3rd drive circuit exports the 3rd power switch pipe (S3) drive signal ugs3,
The output end of the 3rd phase inverter connects the input of the first drive circuit, and the first drive circuit exports the first power switch pipe (S1)
Drive signal ugs1, the output end of OR gate connect respectively first with the second input of door and second with the second input of door,
First is connected the input of the 6th power switch pipe with the output end of door, and the 6th power switch pipe exports the 6th power switch pipe
(S6) drive signal ugs6, second is connected the input of the 5th drive circuit with the output end of door, the 5th drive circuit output the
Five power switch pipe (S5) drive signal ugs5.
4. according to claim 3 control circuit it is characterised in that：The output signal of described first comparator is high level
When, the output end signal u of gating circuitgffEqual to first input end signal ugff1；The output signal of described first comparator is low
During level, the output end signal u of gating circuitgffEqual to the second input end signal ugff2.
5. according to claim 3 control circuit it is characterised in that：The amplitude of described proportionality coefficient k and triangle carrier signal
ustAmplitude equal；Described DC bias signal uBiasMore than zero.
6. a kind of quasi-single-stage transless combining inverter it is characterised in that：Including dc power translation circuit (1 ') and full-bridge
Inverter circuit (2 ')；Described full bridge inverter (2 ') includes the first power switch pipe (S11), the second power switch pipe (S12)、
3rd power switch pipe (S13), the 4th power switch pipe (S14), the 5th power switch pipe (S15), the 6th power switch pipe (S16)、
Power diode (D11), the first DC capacitor (Cdc11), the second DC capacitor (Cdc12), the first filter inductance (Lf11), second filter
Ripple inductance (Lf12) and ac filter electric capacity (Cf1)；First DC capacitor (Cdc11) positive pole connect the positive pole of photo-voltaic power supply respectively
With power diode (D11) anode, the first DC capacitor (Cdc11) negative pole connect the negative pole of photo-voltaic power supply, second straight respectively
Stream electric capacity (Cdc12) negative pole and the 6th power switch pipe (S16) source electrode, the 6th power switch pipe (S16) drain electrode connect respectively
3rd power switch pipe (S13) emitter stage and the 4th power switch pipe (S14) emitter stage, the second DC capacitor (Cdc12) just
Pole connects the 5th power switch pipe (S15) drain electrode, the 5th power switch pipe (S15) source electrode connect power diode respectively
(D11) negative electrode, the first power switch pipe (S11) drain electrode and the second power switch pipe (S12) drain electrode, the first power switch pipe
(S11) source electrode connect the 3rd power switch pipe (S13) colelctor electrode and the first filter inductance (Lf11) one end, the first filtered electrical
Sense (Lf11) the other end connect ac filter electric capacity (Cf1) one end, ac filter electric capacity (Cf1) the other end connect second filter
Ripple inductance (Lf12) one end, the second filter inductance (Lf12) the other end connect the second power switch pipe (S respectively12) source electrode and
4th power switch pipe (S14) colelctor electrode, ac filter electric capacity (Cf1) two ends access electrical network, dc power translation circuit
The first end of (1 ') connects the positive pole of photo-voltaic power supply, and the second end of dc power translation circuit (1 ') connects the second DC capacitor
(Cdc12) negative pole, three-terminal link the second DC capacitor (C of dc power translation circuit (1 ')dc12) positive pole.
7. according to claim 6 a kind of quasi-single-stage transless combining inverter it is characterised in that：Described dc power becomes
Changing circuit (1 ') is boost conversion circuit, its output voltage and input voltage same polarity, and dc power translation circuit (1 ') controls
Second DC capacitor (Cdc12) on voltage constant, and be higher than line voltage peak value.
8. based on the control circuit of quasi-single-stage transless combining inverter a kind of described in claim 6 it is characterised in that：Including
Current sensor, first～tertiary voltage sensor, current regulator, gating circuit, absolute value counting circuit, the first～the second
Subtracter, the first～the second divider, adder, multiplier, the first～the 4th phase inverter, the first～the 3rd comparator and door,
OR gate, the first～the 6th drive circuit；Current sensor sampling the first filter inductance (Lf11) electric current obtain inductor current feedback
Signal iLf, the negative input end access i of the first subtracterLf, the positive input terminal access inductive current reference signal of the first subtracter
iLr, the output end of the first subtracter is connected with the first input end of adder through inductive current adjuster, first voltage sensor
Sample the first DC capacitor (Cdc11) voltage obtain first DC capacitor voltage feedback signal uCdc1f, the first of the first divider
Input accesses uCdc1f, second voltage sensor sample the second DC capacitor (Cdc12) voltage obtain the second DC capacitor voltage
Feedback signal uCdc2f, the positive input terminal of the first input end of the second divider and the second subtracter is respectively connected to uCdc2f, second subtracts
The negative input end of musical instruments used in a Buddhist or Taoist mass accesses DC bias signal uBias, the positive input terminal of the output end of the second subtracter and first comparator is even
Connect, the negative input end of first comparator is connected with the output end of absolute value counting circuit, the output end of first comparator connects respectively
3rd input of selecting circuit passband and the input of the 4th phase inverter, the output end connection of the 4th phase inverter is defeated with the first of door
Enter end, tertiary voltage sensor sample line voltage obtains line voltage feedback signal ugf, the input of absolute value counting circuit,
Second input of the first divider, the second input of the second divider are respectively connected to ugf, the first input end of gating circuit
Access the output end signal u of the first dividergff1, output end u of second input access the second divider of gating circuitgff2,
The first input end of multiplier accesses the output end signal u of gating circuitgff, the second input access proportionality coefficient of multiplier
K, the output end of multiplier connects the second input of adder, and the output end of adder connects the just defeated of the second comparator respectively
Enter the input of end and the first phase inverter, the output end of the first phase inverter connects the positive input terminal of the 3rd comparator, and second compares
The negative-phase input of the negative-phase input of device and the 3rd comparator is respectively connected to triangle carrier signal ust, the output of the second comparator
End connects the input of the input of the second phase inverter, the first input end of OR gate and the 4th drive circuit respectively, and by the 4th
Drive circuit exports the 4th power switch pipe (S14) drive signal ugs4, output end connection the second driving electricity of the second phase inverter
The input on road, the second drive circuit exports the second power switch pipe (S12) drive signal ugs2, the output end of the 3rd comparator
Connect the input of the input, the second input of OR gate and the 3rd drive circuit of the 3rd phase inverter respectively, the 3rd drives electricity
Road exports the 3rd power switch pipe (S13) drive signal ugs3, the output end of the 3rd phase inverter connects the defeated of the first drive circuit
Enter end, the first drive circuit exports the first power switch pipe (S11) drive signal ugs1, the output end of OR gate connects the with door
Two inputs and the input of the 6th power switch pipe, the 6th power switch pipe exports the 6th power switch pipe (S16) driving letter
Number ugs6, it is connected the input of the 5th drive circuit with the output end of door, the 5th drive circuit exports the 5th power switch pipe (S15)
Drive signal ugs5.
9. according to claim 8 control circuit it is characterised in that：The output signal of described first comparator is high level
When, the output end signal u of gating circuitgffEqual to first input end signal ugff1；The output signal of described first comparator is low
During level, the output end signal u of gating circuitgffEqual to the second input end signal ugff2.
10. according to claim 8 control circuit it is characterised in that：The amplitude of described proportionality coefficient k and triangle carrier signal
ustAmplitude equal；Described DC bias signal uBiasMore than zero.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610816423.XA CN106451533B (en) | 2016-09-09 | 2016-09-09 | Quasi-single-stage transless gird-connected inverter and its control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610816423.XA CN106451533B (en) | 2016-09-09 | 2016-09-09 | Quasi-single-stage transless gird-connected inverter and its control circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106451533A true CN106451533A (en) | 2017-02-22 |
| CN106451533B CN106451533B (en) | 2019-05-03 |
Family
ID=58167541
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610816423.XA Active CN106451533B (en) | 2016-09-09 | 2016-09-09 | Quasi-single-stage transless gird-connected inverter and its control circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106451533B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109617224A (en) * | 2018-12-04 | 2019-04-12 | 中车大连机车研究所有限公司 | A kind of train intelligent control system redundant power |
| CN110011560A (en) * | 2019-04-24 | 2019-07-12 | 河海大学 | The double bucking full-bridge grid-connected inverters and its control circuit of ability are eliminated with circulation |
| CN111865132A (en) * | 2020-08-26 | 2020-10-30 | 阳光电源（上海）有限公司 | Single-phase inverter, inverter topology circuit and control method thereof |
| CN112421962A (en) * | 2020-11-03 | 2021-02-26 | 深圳第三代半导体研究院 | Two-stage DC-DC converter with partial power regulation function |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201656805U (en) * | 2009-11-16 | 2010-11-24 | 浙江大学 | Inverter without transformer |
| US20120257429A1 (en) * | 2011-04-08 | 2012-10-11 | Dong Dong | Two-stage single phase bi-directional pwm power converter with dc link capacitor reduction |
| CN104506069A (en) * | 2014-12-26 | 2015-04-08 | 金海新源电气江苏有限公司 | Non-isolation type photovoltaic grid-connected inverter |
| CN105262356A (en) * | 2015-09-25 | 2016-01-20 | 河海大学 | Input capacitance self voltage-equalizing method for five-level full bridge grid-connected inverter |
-
2016
- 2016-09-09 CN CN201610816423.XA patent/CN106451533B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201656805U (en) * | 2009-11-16 | 2010-11-24 | 浙江大学 | Inverter without transformer |
| US20120257429A1 (en) * | 2011-04-08 | 2012-10-11 | Dong Dong | Two-stage single phase bi-directional pwm power converter with dc link capacitor reduction |
| CN104506069A (en) * | 2014-12-26 | 2015-04-08 | 金海新源电气江苏有限公司 | Non-isolation type photovoltaic grid-connected inverter |
| CN105262356A (en) * | 2015-09-25 | 2016-01-20 | 河海大学 | Input capacitance self voltage-equalizing method for five-level full bridge grid-connected inverter |
Non-Patent Citations (1)
| Title |
|---|
| MONIRUL ISLAM,ET: "A New Transformerless Inverter for Grid Connected Photovoltaic System With Low Leakage Current", 《INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY》 * |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109617224A (en) * | 2018-12-04 | 2019-04-12 | 中车大连机车研究所有限公司 | A kind of train intelligent control system redundant power |
| CN109617224B (en) * | 2018-12-04 | 2022-04-26 | 中车大连机车研究所有限公司 | Redundant power supply of train intelligent control system |
| CN110011560A (en) * | 2019-04-24 | 2019-07-12 | 河海大学 | The double bucking full-bridge grid-connected inverters and its control circuit of ability are eliminated with circulation |
| CN110011560B (en) * | 2019-04-24 | 2020-04-21 | 河海大学 | Double-buck full-bridge grid-connected inverter with circulating current eliminating capability and control circuit thereof |
| CN111865132A (en) * | 2020-08-26 | 2020-10-30 | 阳光电源（上海）有限公司 | Single-phase inverter, inverter topology circuit and control method thereof |
| CN111865132B (en) * | 2020-08-26 | 2024-02-09 | 阳光电源（上海）有限公司 | Single-phase inverter, inverter topology circuit and control method thereof |
| CN112421962A (en) * | 2020-11-03 | 2021-02-26 | 深圳第三代半导体研究院 | Two-stage DC-DC converter with partial power regulation function |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106451533B (en) | 2019-05-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104702093B (en) | Bridgeless power factor circuit correcting circuit | |
| CN104638971B (en) | A kind of photovoltaic combining inverter and its control method | |
| CN105790614B (en) | A kind of non-bridge PFC switching power circuit | |
| CN103944397A (en) | Boost type isolated DC/DC converter and control method thereof | |
| CN106451533B (en) | Quasi-single-stage transless gird-connected inverter and its control circuit | |
| CN102931828B (en) | Circuit of power factor correction and improve the method for power factor | |
| CN105281361B (en) | A kind of five-level double step-down combining inverter | |
| CN105186912B (en) | A kind of non-isolated full-bridge grid-connected inverter of two-stage type | |
| CN105262356B (en) | A kind of five Level Full Bridge combining inverter input capacitances are from method for equalizing voltage | |
| CN110086360A (en) | A kind of five level high efficiency rectifiers | |
| CN108616224A (en) | A kind of single-phase seven electrical level inverter of booster type | |
| CN112019080B (en) | Single-phase current type inverter containing LC active boost buffer network | |
| CN111669044B (en) | Cascaded staggered totem-pole bridgeless PFC circuit and control method thereof | |
| CN105262361A (en) | Two-stage non-isolation photovoltaic grid-connected inverter and control method thereof | |
| Dai et al. | Research on transformerless dual‐buck full‐bridge grid‐connected inverter with H5‐type for PV systems | |
| CN110165921A (en) | One kind having the quasi- Z-source inverter of high output voltage gain switch inductive type | |
| CN106655738B (en) | A kind of the quasi-single-stage inverter and its control method of no electrolytic capacitor | |
| CN103227567A (en) | Double-switch voltage reduction type direct current-direct current switching circuit | |
| CN107124105B (en) | Improve the control system and method for isolated form three-level PFC converter PF | |
| CN111697859B (en) | Buck-boost inverter and control method thereof | |
| CN103606955A (en) | Micro-grid power source based on half cycle sine wave | |
| CN108631638B (en) | Improved model prediction control method of single-phase inverter | |
| CN208797848U (en) | Single-phase tri-level half-bridge boosting inverter topological circuit | |
| CN108123634B (en) | A kind of polarity reversion output type inverter and its control method with power decoupled | |
| CN109639173A (en) | The double CUK bucks of modularization export the combined inverter of inverse parallel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20170222 Assignee: Esway new energy technology (Jiangsu) Co.,Ltd. Assignor: HOHAI University Contract record no.: X2021980001492 Denomination of invention: Quasi single stage transformerless grid connected inverter and its control circuit Granted publication date: 20190503 License type: Common License Record date: 20210305 |
|
| EE01 | Entry into force of recordation of patent licensing contract | ||
| EC01 | Cancellation of recordation of patent licensing contract |
Assignee: Esway new energy technology (Jiangsu) Co.,Ltd. Assignor: HOHAI University Contract record no.: X2021980001492 Date of cancellation: 20230310 |
|
| EC01 | Cancellation of recordation of patent licensing contract | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20170222 Assignee: Aishiwei New Energy Technology (Yangzhong) Co.,Ltd. Assignor: HOHAI University Contract record no.: X2023320000122 Denomination of invention: Quasi single stage transformer free grid connected inverter and its control circuit Granted publication date: 20190503 License type: Exclusive License Record date: 20230323 |
|
| EE01 | Entry into force of recordation of patent licensing contract |