CN106100652B - Mixed-dispel suppression device and method - Google Patents
Mixed-dispel suppression device and method Download PDFInfo
- Publication number
- CN106100652B CN106100652B CN201610379086.2A CN201610379086A CN106100652B CN 106100652 B CN106100652 B CN 106100652B CN 201610379086 A CN201610379086 A CN 201610379086A CN 106100652 B CN106100652 B CN 106100652B
- Authority
- CN
- China
- Prior art keywords
- suppression circuit
- harmonic suppression
- capacitor
- harmonic
- duplexer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B1/0475—Circuits with means for limiting noise, interference or distortion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
- H04B1/1027—Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal
- H04B1/1036—Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal with automatic suppression of narrow band noise or interference, e.g. by using tuneable notch filters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
- H04B1/1027—Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal
- H04B2001/1072—Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal by tuning the receiver frequency
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W88/00—Devices specially adapted for wireless communication networks, e.g. terminals, base stations or access point devices
- H04W88/02—Terminal devices
- H04W88/06—Terminal devices adapted for operation in multiple networks or having at least two operational modes, e.g. multi-mode terminals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
Abstract
The present invention is suitable for field of communication technology more particularly to mixed-dispel suppression device and method.The device includes:Power amplifier, duplexer and harmonic suppression circuit;The output end of power amplifier is connected with the transmitting terminal of duplexer, and the common end of duplexer is connected with the input terminal of harmonic suppression circuit;Harmonic suppression circuit is used to control the input impedance of harmonic suppression circuit and the output impedance of harmonic suppression circuit matches, and the resonance frequency for controlling harmonic suppression circuit is identical as the tranmitting frequency of signal to be transmitted.The harmonic suppression circuit that the present invention is connected by setting with the common end of duplexer, the input impedance and output impedance for controlling harmonic suppression circuit match;The resonance frequency for controlling harmonic suppression circuit is identical as the tranmitting frequency of signal to be transmitted, thus make influence of the harmonic suppression circuit to the tranmitting frequency of signal to be transmitted smaller, and have biggish decaying to harmonic signal, so as to reduce clutter interference, improve receiving sensitivity.
Description
Technical field
The invention belongs to field of communication technology more particularly to a kind of mixed-dispel suppression device and methods.
Background technique
Multimode multi-frequency mobile phone refers to the mobile phone that can be used between the network of different technologies standard, i.e. mobile phone can be with
It supports multiple network standard simultaneously, supports multiple network frequency ranges.Before the appearance of multimode multi-frequency mobile phone, general handheld device is logical
Normal support bimodulus, i.e. support GSM (Global System for Mobile communication, global mobile communication system
System) and TD-SCDMA (Time Division-Synchronous Code Division Multiple Access, time-division are same
Walk CDMA), or support GSM and WCDMA (Wideband Code Division Multiple Access, broadband code
Divide multiple access).And with 4G (the 4thGeneration mobile communication technology, forth generation are mobile
The communication technology) network appearance, start a large amount of 4G cell phone occur, these 4G cell phones can be supported simultaneously on a mobile phone
GSM, TD-SCDMA, WCDMA, TD-LTE (Time Division-Long Term Evolution, timesharing long term evolution),
FDD-LTE (Frequency Division Duplex-Long Term Evolution, frequency division duplex long term evolution) is even more
More network formats and corresponding multiple frequency range.In addition, current mobile phone generally also supports Wi-Fi (Wireless
Fidelity, adopting wireless fidelity technology) and the corresponding frequency range of GPS (Global Position System, global positioning system).
The mobile phone of multiband is supported to be easy to appear clutter interference.Clutter interference refers to the spuious spoke outside a system frequency band
Interference caused by the reception frequency range for dropping into another system is penetrated, such as the higher hamonic wave of low-frequency range can fall in high band
It receives in frequency range, the reception of high band is interfered.Clutter interference directly affects the receiving sensitivity of system.If spuious fall into
The amplitude that some system receives in frequency range is higher, then the receiver for being disturbed system can not filter out the spurious signal.Therefore,
Radio frequency certification needs to test spuious index.Spuious index and PCB (Printed Circuit Board, printed circuit board) are laid out
The performance of wiring and the device selected has compared with Important Relations.Due at present for the miniaturization of mobile phone, thickness and cost aspect
It has higher requirements, continues to increase placement-and-routing's difficulty, it is more serious so as to cause spuious problem.
To sum up, it supports the clutter interference of the communication equipment of multiband larger in the prior art, causes to receiving sensitivity
It is affected.
Summary of the invention
In consideration of it, to reduce clutter interference, raising connects the embodiment of the invention provides a kind of mixed-dispel suppression device and method
Receive sensitivity.
In a first aspect, the embodiment of the invention provides a kind of mixed-dispel suppression devices, including:
Power amplifier, duplexer and harmonic suppression circuit;
The output end of the power amplifier is connected with the transmitting terminal of the duplexer, the common end of the duplexer and institute
The input terminal for stating harmonic suppression circuit is connected;
The harmonic suppression circuit be used for control the harmonic suppression circuit input impedance and the harmonic suppression circuit
Output impedance match, and the resonance frequency for controlling the harmonic suppression circuit is identical as the tranmitting frequency of signal to be transmitted.
Second aspect, the embodiment of the invention provides a kind of spurious reduction method of mixed-dispel suppression device as described above,
Including:
Obtain the tranmitting frequency of signal to be transmitted;
Harmonic suppression circuit is adjusted, tranmitting frequency phase of the resonance frequency of the harmonic suppression circuit with signal to be transmitted is made
Together;
The harmonic suppression circuit is adjusted, the input impedance of the harmonic suppression circuit and the harmonic suppression circuit are made
Output impedance matches.
Existing beneficial effect is the embodiment of the present invention compared with prior art:The embodiment of the present invention passes through setting and duplex
The output of the connected harmonic suppression circuit in the common end of device, the input impedance and harmonic suppression circuit that control harmonic suppression circuit hinders
Anti- to match, the impedance of the common end and load end that thus make duplexer matches;Control the resonance frequency of harmonic suppression circuit
It is identical as the tranmitting frequency of signal to be transmitted, thus make influence of the harmonic suppression circuit to the tranmitting frequency of signal to be transmitted compared with
It is small, and have biggish decaying to harmonic signal, so as to reduce clutter interference, improve receiving sensitivity.
Detailed description of the invention
It to describe the technical solutions in the embodiments of the present invention more clearly, below will be to embodiment or description of the prior art
Needed in attached drawing be briefly described, it should be apparent that, the accompanying drawings in the following description is only of the invention some
Embodiment for those of ordinary skill in the art without any creative labor, can also be according to these
Attached drawing obtains other attached drawings.
Fig. 1 shows the structural block diagram of mixed-dispel suppression device provided in an embodiment of the present invention;
Fig. 2 shows the schematic diagrames of harmonic suppression circuit in mixed-dispel suppression device provided in an embodiment of the present invention;
Fig. 3 shows the implementation flow chart of spurious reduction method provided in an embodiment of the present invention;
Fig. 4 show another embodiment of the present invention provides spurious reduction method implementation flow chart;
Fig. 5 show another embodiment of the present invention provides spurious reduction method implementation flow chart.
Specific embodiment
In order to make the objectives, technical solutions, and advantages of the present invention clearer, with reference to the accompanying drawings and embodiments, right
The present invention is further elaborated.It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, and
It is not used in the restriction present invention.
Fig. 1 shows the structural block diagram of mixed-dispel suppression device provided in an embodiment of the present invention, for ease of description, only shows
Part related to the embodiment of the present invention.As shown in Figure 1, the device includes:
Power amplifier 11, duplexer 12 and harmonic suppression circuit 13, the output end and duplexer of power amplifier 11
12 transmitting terminal is connected, and the common end of duplexer 12 is connected with the input terminal of harmonic suppression circuit 13.
Wherein, harmonic suppression circuit 13 is used to control input impedance and the harmonic suppression circuit 13 of harmonic suppression circuit 13
Output impedance matches, and the resonance frequency for controlling harmonic suppression circuit 13 is identical as the tranmitting frequency of signal to be transmitted.
In embodiments of the present invention, by the way that the harmonic wave being connected with the common end of duplexer 12 is arranged in mixed-dispel suppression device
Suppression circuit 13, since the harmonic suppression circuit 13 can control input impedance and the harmonic suppression circuit 13 of harmonic suppression circuit 13
Output impedance match, i.e., control harmonic suppression circuit 13 input impedance be equal to harmonic suppression circuit 13 output impedance,
So that the impedance of the common end of duplexer 12 and the impedance of load end match, the impedance of the common end of duplexer 12 is avoided
It is not identical as the impedance of the impedance mismatching of load end, that is, the impedance and load end that avoid the common end of duplexer 12, to obtain
Maximum power output.
Wherein, signal to be transmitted refers to signal export after being amplified by power amplifier 11, to emit by antenna.
In embodiments of the present invention, the harmonic suppression circuit 13 be also used to control harmonic suppression circuit 13 resonance frequency and letter to be launched
Number tranmitting frequency it is identical so that influence of the harmonic suppression circuit 13 to the tranmitting frequency of signal to be transmitted is smaller, and energy
Enough harmonic waves that under the premise of not increasing cost and not influencing radio-frequency performance, enhancing duplexer 12 exports power amplifier 11
The rejection ability of signal, to solve the problems, such as spuious.Wherein, harmonic signal refers to being exported by power amplifier 11, with to
Emit the different signal of the frequency of the tranmitting frequency of signal.In embodiments of the present invention, it is expected that by the filter of harmonic suppression circuit 13
Except harmonic signal.
Fig. 2 shows the schematic diagrames of harmonic suppression circuit 13 in mixed-dispel suppression device provided in an embodiment of the present invention.Such as Fig. 2
Shown, which includes:Inductance L, first capacitor C1 and the second capacitor C2.
Wherein, the input terminal of harmonic suppression circuit 13 is connected with one end of one end of inductance L and first capacitor C1 respectively;It is humorous
The output end of wave suppression circuit 13 is connected with one end of the other end of inductance L and the second capacitor C2 respectively;First capacitor C1's is another
The other end of one end and the second capacitor C2 are grounded respectively.
Preferably, the capacitance of the inductance value of inductance L, the capacitance of first capacitor C1 and the second capacitor C2 is adjustable.
Preferably, harmonic suppression circuit 13 is also used to control the impedance convergence of the common end of duplexer 12.
Herein, the impedance that the common end of duplexer 12 is controlled by harmonic suppression circuit 13 restrains, and makes duplexer 12
Thus the impedance stabilization of common end keeps the common end of duplexer 12 and the impedance of load end to match state, to improve
The stability of mixed-dispel suppression device.
Preferably, the output end of harmonic suppression circuit 13 is connected with duplexer.
As an example of the embodiment of the present invention, the output end of harmonic suppression circuit 13 is connected with duplexer, wherein
Duplexer is the switch for switching the working condition of antenna, and the working condition of antenna includes reception state and emission state.
In inventive embodiments, after signal to be transmitted carries out spurious reduction processing by harmonic suppression circuit 13, duplexer is controlled
In emission state, to by spurious reduction, treated that signal to be transmitted emits.
It should be noted that duplexer can be set in mixed-dispel suppression device, may be set to be and spurious reduction
Device is connected, and is not limited thereto.
The harmonic suppression circuit 13 that the embodiment of the present invention is connected by setting with the common end of duplexer controls harmonics restraint
The input impedance of circuit 13 and the output impedance of harmonic suppression circuit 13 match, and thus make common end and the load of duplexer 12
The impedance at end matches;The resonance frequency for controlling harmonic suppression circuit 13 is identical as the tranmitting frequency of signal to be transmitted, thus makes
Influence of the harmonic suppression circuit 13 to the tranmitting frequency of signal to be transmitted is smaller, and has biggish decaying to harmonic signal, thus
Clutter interference can be reduced, improve receiving sensitivity.
Fig. 3 shows the implementation flow chart of spurious reduction method provided in an embodiment of the present invention, and this method is by spurious reduction
Device executes.Referring to Fig. 3, this method includes:
In step S301, the tranmitting frequency of signal to be transmitted is obtained;
In step s 302, harmonic suppression circuit is adjusted, the resonance frequency and signal to be transmitted of harmonic suppression circuit are made
Tranmitting frequency is identical;
In step S303, harmonic suppression circuit is adjusted, input impedance and the harmonic suppression circuit of harmonic suppression circuit are made
Output impedance match.
It should be noted that harmonics restraint electricity can be measured by multimeter during adjusting harmonic suppression circuit
The input impedance on road and the output impedance of harmonic suppression circuit can also pass through the signal strength of oscilloscope display harmonic signal.
Preferably, harmonic suppression circuit is adjusted, including:Adjust inductance value, the first capacitor of the inductance L of harmonic suppression circuit
The capacitance of the capacitance of C1 and/or the second capacitor C2.
As an example of the embodiment of the present invention, harmonic suppression circuit is adjusted, including:Adjust the electricity of harmonic suppression circuit
Feel in the capacitance of the inductance value of L, the capacitance of first capacitor C1 and the second capacitor C2 at least one of.
Optionally, harmonic suppression circuit 13 is adjusted, input impedance and the harmonic suppression circuit 13 of harmonic suppression circuit 13 are made
Output impedance match, specially:
Harmonic suppression circuit 13 is adjusted, the output of the input impedance and harmonic suppression circuit 13 that make harmonic suppression circuit 13 hinders
Resist is 50 ohm.
As an example of the embodiment of the present invention, inductance value, the first capacitor of the inductance L of harmonic suppression circuit 13 are adjusted
The capacitance of the capacitance of C1 and/or the second capacitor C2, so that input impedance and the harmonic suppression circuit of harmonic suppression circuit 13
13 output impedance is 50 ohm, to take into account wanting for pressure resistance, power capacity and decaying under the premise of impedance matches
It asks.
Fig. 4 show another embodiment of the present invention provides spurious reduction method implementation flow chart, referring to Fig. 4:
In step S401, the tranmitting frequency of signal to be transmitted is obtained;
In the step S402, harmonic suppression circuit is adjusted, makes the resonance frequency and signal to be transmitted of harmonic suppression circuit
Tranmitting frequency is identical;
In step S403, harmonic suppression circuit is adjusted, input impedance and the harmonic suppression circuit of harmonic suppression circuit are made
Output impedance match;
In step s 404, the first capacitor for adjusting harmonic suppression circuit restrains the impedance of the common end of duplexer.
As an example of the embodiment of the present invention, in inductance value, the first capacitor of the inductance L for adjusting harmonic suppression circuit
The capacitance of the capacitance of C1 and/or the second capacitor C2, make harmonic suppression circuit input impedance and harmonic suppression circuit it is defeated
After impedance matches out, this method further includes:The inductance L and the second capacitor C2 of fixed harmonic suppression circuit adjust harmonic wave suppression
The first capacitor C1 of circuit processed, restrains the impedance of the common end of duplexer as far as possible.
Fig. 5 show another embodiment of the present invention provides spurious reduction method implementation flow chart, referring to Fig. 5:
In step S501, the tranmitting frequency of signal to be transmitted is obtained;
In the step S502, harmonic suppression circuit is adjusted, makes the resonance frequency and signal to be transmitted of harmonic suppression circuit
Tranmitting frequency is identical;
In step S503, harmonic suppression circuit is adjusted, input impedance and the harmonic suppression circuit of harmonic suppression circuit are made
Output impedance match;
In step S504, the first capacitor of harmonic suppression circuit is adjusted, restrains the impedance of the common end of duplexer;
In step S505, harmonic suppression circuit is adjusted, with the load balance factor of regulation power amplifier.
As an example of the embodiment of the present invention, this method further includes:Adjust the inductance of the inductance L of harmonic suppression circuit
The capacitance of value, the capacitance of first capacitor C1 and/or the second capacitor C2, with the load balance factor of regulation power amplifier, thus
The parameters such as emission current and ACLR (Adjacent Channel Leakage Ratio, adjacent channel leakage ratio) are made to meet design
It is required that.
It should be understood that in embodiments of the present invention, magnitude of the sequence numbers of the above procedures are not meant to the elder generation of execution sequence
Afterwards, the execution sequence of each process should be determined by its function and internal logic, the implementation process structure without coping with the embodiment of the present invention
At any restriction.
The harmonic suppression circuit that the embodiment of the present invention is connected by setting with the common end of duplexer, control harmonics restraint electricity
The input impedance on road and the output impedance of harmonic suppression circuit match, and thus make the common end of duplexer and the impedance of load end
Match;The resonance frequency for controlling harmonic suppression circuit is identical as the tranmitting frequency of signal to be transmitted, thus makes harmonics restraint electric
Influence of the road to the tranmitting frequency of signal to be transmitted is smaller, and has biggish decaying to harmonic signal, spuious so as to reduce
Interference improves receiving sensitivity.
The above description is merely a specific embodiment, but scope of protection of the present invention is not limited thereto, any
Those familiar with the art in the technical scope disclosed by the present invention, can easily think of the change or the replacement, and should all contain
Lid is within protection scope of the present invention.Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (8)
1. a kind of mixed-dispel suppression device, which is characterized in that including:
Power amplifier, duplexer and harmonic suppression circuit;
The output end of the power amplifier is connected with the transmitting terminal of the duplexer, the common end of the duplexer with it is described humorous
The input terminal of wave suppression circuit is connected;
The harmonic suppression circuit is used to control the defeated of the input impedance of the harmonic suppression circuit and the harmonic suppression circuit
Impedance matches out, and the resonance frequency for controlling the harmonic suppression circuit is identical as the tranmitting frequency of signal to be transmitted;
The harmonic suppression circuit is also used to control the impedance convergence of the common end of the duplexer.
2. the apparatus according to claim 1, which is characterized in that the harmonic suppression circuit includes:
Inductance, first capacitor and the second capacitor;
The input terminal of the harmonic suppression circuit is connected with one end of one end of the inductance and the first capacitor respectively;
The output end of the harmonic suppression circuit is connected with one end of the other end of the inductance and second capacitor respectively;
The other end of the other end of the first capacitor and second capacitor is grounded respectively.
3. the apparatus of claim 2, which is characterized in that the capacitor of the inductance value of the inductance, the first capacitor
Value and the capacitance of second capacitor are adjustable.
4. the apparatus according to claim 1, which is characterized in that the output end of the harmonic suppression circuit and duplexer phase
Even.
5. a kind of spurious reduction method of the device as described in Claims 1-4 any one, which is characterized in that the method
Including:
Obtain the tranmitting frequency of signal to be transmitted;
Harmonic suppression circuit is adjusted, keeps the resonance frequency of the harmonic suppression circuit identical as the tranmitting frequency of signal to be transmitted;
The harmonic suppression circuit is adjusted, the input impedance of the harmonic suppression circuit and the output of the harmonic suppression circuit are made
Impedance matches;
The method also includes:
The capacitance for adjusting the first capacitor of the harmonic suppression circuit restrains the impedance of the common end of the duplexer.
6. according to the method described in claim 5, it is characterized in that, adjust harmonic suppression circuit, including:
Adjust the capacitance of the inductance value of the inductance of the harmonic suppression circuit, the capacitance of first capacitor and/or the second capacitor.
7. method according to claim 5 or 6, which is characterized in that adjust the harmonic suppression circuit, press down the harmonic wave
The input impedance of circuit processed and the output impedance of the harmonic suppression circuit match, specially:
The harmonic suppression circuit is adjusted, the input impedance of the harmonic suppression circuit and the output of the harmonic suppression circuit are made
Impedance is 50 ohm.
8. method according to claim 5 or 6, which is characterized in that the method also includes:
The harmonic suppression circuit is adjusted, with the load balance factor of regulation power amplifier.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610379086.2A CN106100652B (en) | 2016-05-31 | 2016-05-31 | Mixed-dispel suppression device and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610379086.2A CN106100652B (en) | 2016-05-31 | 2016-05-31 | Mixed-dispel suppression device and method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106100652A CN106100652A (en) | 2016-11-09 |
CN106100652B true CN106100652B (en) | 2018-11-27 |
Family
ID=57230703
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610379086.2A Active CN106100652B (en) | 2016-05-31 | 2016-05-31 | Mixed-dispel suppression device and method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106100652B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020051798A1 (en) * | 2018-09-12 | 2020-03-19 | 华为技术有限公司 | Cancellation method and device for radio spectrum emission signal |
CN109660267A (en) * | 2018-12-10 | 2019-04-19 | 维沃移动通信有限公司 | A kind of antenna system and mobile terminal |
CN114696844B (en) * | 2020-12-31 | 2023-12-15 | 炬芯科技股份有限公司 | Wireless signal transmitting device with harmonic suppression and harmonic suppression method |
WO2023137769A1 (en) * | 2022-01-24 | 2023-07-27 | 华为技术有限公司 | Acoustic filter and electronic device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101005289A (en) * | 2005-12-14 | 2007-07-25 | 三星电子株式会社 | Apparatus for automatically matching frequency of antenna in wireless terminal and method of using the same |
CN101789796A (en) * | 2009-08-10 | 2010-07-28 | 上海闻泰电子科技有限公司 | Filter circuit for inhibiting harmonic signal of mobile terminal and method therefor |
CN102420686A (en) * | 2011-11-23 | 2012-04-18 | 惠州Tcl移动通信有限公司 | Frequency division duplex device and mobile terminal |
CN102664601A (en) * | 2012-04-05 | 2012-09-12 | 电子科技大学 | Self-adapting impedance matching module |
CN103181086A (en) * | 2010-11-01 | 2013-06-26 | 克里公司 | Matching network for transmission circuitry |
CN103634016A (en) * | 2012-08-20 | 2014-03-12 | 宏达国际电子股份有限公司 | Tunable impedance matching circuit |
-
2016
- 2016-05-31 CN CN201610379086.2A patent/CN106100652B/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101005289A (en) * | 2005-12-14 | 2007-07-25 | 三星电子株式会社 | Apparatus for automatically matching frequency of antenna in wireless terminal and method of using the same |
CN101789796A (en) * | 2009-08-10 | 2010-07-28 | 上海闻泰电子科技有限公司 | Filter circuit for inhibiting harmonic signal of mobile terminal and method therefor |
CN103181086A (en) * | 2010-11-01 | 2013-06-26 | 克里公司 | Matching network for transmission circuitry |
CN102420686A (en) * | 2011-11-23 | 2012-04-18 | 惠州Tcl移动通信有限公司 | Frequency division duplex device and mobile terminal |
CN102664601A (en) * | 2012-04-05 | 2012-09-12 | 电子科技大学 | Self-adapting impedance matching module |
CN103634016A (en) * | 2012-08-20 | 2014-03-12 | 宏达国际电子股份有限公司 | Tunable impedance matching circuit |
Also Published As
Publication number | Publication date |
---|---|
CN106100652A (en) | 2016-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9337990B2 (en) | Front-end circuit and impedance adjustment method | |
EP2819308B1 (en) | Antenna impedance matching apparatus | |
CN106100652B (en) | Mixed-dispel suppression device and method | |
TWI540788B (en) | Wireless communication device and method of adjusting antenna matching | |
US20140273887A1 (en) | Tunable ila and dila matching for simultaneous high and low band operation | |
WO2020119538A1 (en) | Antenna system and mobile terminal | |
CN104012006B (en) | The compensation equipment of asymmetric broad passband frequency response in the receiver with 25% duty cycle passive frequency mixer | |
CN107395247A (en) | The tuning methods and device of tunable antenna in a kind of terminal | |
KR20140122471A (en) | Transmission Method of Portable Device, Portable Device and Computer-readable storage medium | |
US20150214995A1 (en) | Semiconductor device, and transmission and reception circuit | |
US20230026877A1 (en) | Circuit and method for reducing antenna sar | |
WO2017080222A1 (en) | Processor supporting carrier aggregation, and mobile terminal | |
CN111355500B (en) | Method for adjusting output power | |
JP2014230276A (en) | Radio frequency matching circuit and wireless communication device | |
EP3357164B1 (en) | Front-end circuitry for multiband frequency management | |
CN109274347B (en) | Radio frequency matching device and debugging method thereof | |
EP3657685B1 (en) | B41-based full-band radio frequency device and communication terminal | |
US9014245B2 (en) | Method and apparatus for compensating for phase shift in a communication device | |
CN211127802U (en) | Anti-interference filter circuit and electronic equipment | |
WO2015176427A1 (en) | Radio frequency transmission/reception method and system | |
US10305169B2 (en) | Antenna apparatus and terminal | |
JP2015041791A (en) | Portable terminal device | |
KR20130113240A (en) | Apparatus and method for matching impedence | |
CN112751536B (en) | Output matching circuit, terminal and output matching method | |
CN106911340A (en) | Aerial signal compensation method and system, electronic equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Changan town in Guangdong province Dongguan 523860 usha Beach Road No. 18 Patentee after: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS CORP., Ltd. Address before: Changan town in Guangdong province Dongguan 523860 usha Beach Road No. 18 Patentee before: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS CORP., Ltd. |