CN105867689B - 一种触控显示基板的制作方法及触控显示装置的阵列基板 - Google Patents

一种触控显示基板的制作方法及触控显示装置的阵列基板 Download PDF

Info

Publication number
CN105867689B
CN105867689B CN201610214204.4A CN201610214204A CN105867689B CN 105867689 B CN105867689 B CN 105867689B CN 201610214204 A CN201610214204 A CN 201610214204A CN 105867689 B CN105867689 B CN 105867689B
Authority
CN
China
Prior art keywords
layer
insulating layer
touch
thickness
photoresist layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201610214204.4A
Other languages
English (en)
Other versions
CN105867689A (zh
Inventor
史大为
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Ordos Yuansheng Optoelectronics Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Ordos Yuansheng Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Ordos Yuansheng Optoelectronics Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201610214204.4A priority Critical patent/CN105867689B/zh
Priority to PCT/CN2016/082961 priority patent/WO2017173714A1/zh
Priority to US15/513,967 priority patent/US10192906B2/en
Publication of CN105867689A publication Critical patent/CN105867689A/zh
Application granted granted Critical
Publication of CN105867689B publication Critical patent/CN105867689B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/044Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
    • G06F3/0443Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using a single layer of sensing electrodes
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/0412Digitisers structurally integrated in a display
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1288Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2203/00Indexing scheme relating to G06F3/00 - G06F3/048
    • G06F2203/041Indexing scheme relating to G06F3/041 - G06F3/045
    • G06F2203/04103Manufacturing, i.e. details related to manufacturing processes specially suited for touch sensitive devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Human Computer Interaction (AREA)
  • Manufacturing & Machinery (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Position Input By Displaying (AREA)

Abstract

本发明公开了一种触控显示基板的制作方法及触控显示装置的阵列基板,利用半色调掩膜板配合薄膜工艺,使得触摸信号金属引线上保证一定绝缘层厚度同时,其余位置绝缘层薄化处理,一方面平衡了过孔刻蚀的情况,减少了过刻风险,从而避免触摸信号金属引线的损伤,另一方面增大了存储电容,保证了良好的显示效果。

Description

一种触控显示基板的制作方法及触控显示装置的阵列基板
技术领域
本发明涉及触控显示技术领域,尤指一种触控显示基板的制作方法及一种触控显示装置的阵列基板。
背景技术
随着显示技术的飞速发展,触摸屏(Touch Screen Panel)已经逐渐遍及人们的生活中。目前,触摸屏按照组成结构可以分为:外挂式触摸屏(Add on Mode Touch Panel)、覆盖表面式触摸屏(On Cell Touch Panel)、以及内嵌式触摸屏(In Cell Touch Panel)。其中内嵌式触摸屏将触摸屏的触控电极内嵌在液晶显示屏内部,可以减薄模组整体的厚度,又可以大大降低触摸屏的制作成本,受到各大面板厂家青睐。In-Cell触控方案通常包括自容方式和互容方式。
其中,对于高级超维场转换模式的液晶显示面板,自容方式具体为:将液晶显示面板上用作公共电极的金属层分割成若干方块(即电极块)作为触控传感器单元,触控传感器通过特定的触摸信号引线与驱动IC连接,当手指触碰液晶显示面板时即会引起相应位置处触控传感器电容值或者分割的公共电极的电压值的波动,驱动IC通过测试电容值的波动能够确定触碰点的位置,从而实现触控功能。
目前自容方式触控产品中触摸信号引线的设计方案有很多,如图1所示,将公共电极02分割成块后,第三绝缘层03,再通过构图工艺形成触摸信号引线04,之后再沉积一层绝缘层12,最后通过打孔利用转接线14侨联触摸信号引线04和公共电极02,使得触摸信号引线04发挥电极块引线作用。通常情况下,过孔a相比于过孔b深度更深,需要的刻蚀时间更长,因此若要一次性完成两个过孔的刻蚀,则触摸信号引线04上的较浅过孔b很容易发生过刻,导致触摸信号金属引线层的损伤。
为了达到更好的刻蚀效果,需要在像素电极和公共电极之间形成较薄绝缘层,同时触摸信号金属引线上保留一定厚度的绝缘层,这样一方面可以保证绝缘层较好覆盖触摸信号金属引线,减少过刻风险,另一方面增大了存储电容,保证了良好的显示效果。然而若采用干法刻蚀位于触摸信号金属引线区域以外的大面积的绝缘层以减少其厚度,工艺实现难度较大,很难刻蚀干净且均一性差,所以无法经过正常沉积、曝光、干刻形成小尺寸的绝缘层残留。
发明内容
为了克服现有技术的缺陷,本发明实施例提供了一种触控显示基板的制作方法及一种触控显示装置的阵列基板,使得触摸信号金属引线上保证一定绝缘层厚度同时,其余位置绝缘层薄化处理,有效增大了存储电容,并平衡了过孔刻蚀的情况。
为实现上述目的,本发明提供一种制作触控显示基板的方法,包括下列步骤:
S1:通过构图工艺在衬底基板的上方形成触摸信号引线;
S2:沉积光刻胶层,并通过构图工艺形成第一厚度光刻胶层、第二厚度光刻胶层及光刻胶层开口区域,所述光刻胶开口区域位于触摸信号引线上方;
S3:在所述光刻胶层上方沉积第一绝缘层,所述第一绝缘层包括第一区域与第二区域,其中第一区域位于所述第一厚度光刻胶层上方,第二区域位于第二厚度光刻胶层及光刻胶层开口区域上方,所述第一绝缘层的第一区域与第二区域断开;
S4:通过离地剥离工艺去除光刻胶层以及位于光刻胶层之上的第一绝缘层;
S5:沉积第二绝缘层。
在一些示例中,所述第一厚度光刻胶层厚度大于第二厚度光刻胶层。
在一些示例中,所述步骤S2具体包括:
沉积光刻胶层,所述光刻胶为正性光刻胶;
采用由遮光区、完全透光区和部分透光区组成的掩膜板进行曝光显影,其中所述掩膜板遮光区对应第一厚度光刻胶层,部分透光区对应第二厚度光刻胶层,全部透光区对应光刻胶层开口区域;
经刻蚀后形成第一厚度光刻胶层、第二厚度光刻胶层及光刻胶层开口区域。
在一些示例中,所述掩膜板为半色调掩膜板。
在一些示例中,所述第一绝缘层的厚度大于第二绝缘层,且所述第二绝缘层与触摸信号引线厚度相等。
在一些示例中,所述触摸信号引线为金属材质,所述第一绝缘层与第二绝缘层材料均为氮化硅。
在一些示例中,所述步骤S1之前还包括如下步骤:
提供一衬底基板;
在所述衬底基板上形成薄膜晶体管元件层,所述薄膜晶体管元件层包括栅极金属层和源漏极金属层,所述栅极金属层包括栅电极和多条栅极线,所述源漏极金属层包括源极、漏极和多条源极线;
在所述薄膜晶体管元件层上形成公共电极层,图案化所述公共电极层,形成多个相互独立的公共电极
在所述公共电极和所述薄膜晶体管元件层上形成第三绝缘层,所述第三绝缘层上表面平坦。
在一些示例中,所述步骤S5之后还包括如下步骤:
在所述公共电极上刻蚀第一过孔,所述第一过孔贯穿第二绝缘层和第三绝缘层,且暴露至少部分所述公共电极,在所述触摸信号引线上刻蚀第二过孔,所述第二过孔贯穿第一绝缘层和第二绝缘层,且暴露至少部分所述触摸信号引线;
在所述第二绝缘层上形成像素电极,所述像素电极与所述公共电极在正投影方向上至少部分重叠;
通过构图工艺形成转接线,所述转接线通过第一过孔与公共电极电连接,通过第二过孔与触摸信号引线实现电连接。
本发明实施例还提供了一种触控显示装置的阵列基板,所述阵列基板采用前述方法制成。
附图说明
为了更清楚地说明本发明实施例的技术方案,下面将对实施例的附图作简单介绍,显而易见地,下面描述中的附图仅仅涉及本发明的一些实施例,而非对本发明的限制。
图1为先前工艺制作的触控显示装置的阵列基板的截面图;
图2a-2g为本发明实施例提供的触控显示基板的制作方法的各步骤完成后相应的阵列基板形貌的截面图;
图3为本发明实施例提供的触控显示装置的阵列基板的截面图。
具体实施方式
下面结合附图,对本发明实施例提供的触控显示装置的阵列基板及其制作方法的具体实施方式进行详细地说明。附图中各层薄膜厚度和形状不反映真实比例,目的只是示意说明本发明内容。
首先,提供一衬底基板,在所述衬底基板上形成薄膜晶体管元件层,包括栅极金属层和源漏极金属层,所述栅极金属层包括栅电极和多条栅极线,所述源漏极金属层包括源极、漏极和多条源极线,在附图中仅用基板01来将前述各薄膜晶体管元件层概括表示。
在所述薄膜晶体管元件层上形成公共电极层,图案化所述公共电极层,形成多个相互独立的公共电极02。在所述公共电极和所述薄膜晶体管元件层上形成第三绝缘层03,所述第三绝缘层03上表面平坦,完成后的形貌如图2a所示。
然后,使用磁控溅射方法,在衬底基板上制备一层触摸信号引线金属层。该触摸信号引线金属层的材料通常采用钼、铝、铝镍合金、钼钨合金、铬、或铜等金属,也可以使用上述几种材料的组合。并通过曝光显影等构图工艺在一定区域上形成触摸信号引线04。完成后的形貌如图2b所示。
然后,如图2c所示,沉积正性光刻胶层05。
采用半色调掩膜板对光刻胶进行曝光显影,如图2d所示,该半色调掩膜板由掩膜基板06、遮光区07、完全透光区08和部分透光区09组成,其中所述遮光区07对应第一厚度光刻胶层051,部分透光区09对应第二厚度光刻胶层052,部分透光区09对应光刻胶层开口区域,所述光刻胶开口区域位于触摸信号引线04上方。
利用化学汽相沉积的方法在所述光刻胶层上方沉积第一绝缘层10,该绝缘层材料通常是氮化硅,也可以使用氧化硅和氮氧化硅等。由于经过上一步工艺后形成的第一厚度光刻胶层051与第二厚度光刻胶层052的高度差大于第一绝缘层10的厚度,所以沉积第一绝缘层10后该绝缘层自然因段差而分为两个区域,其中第一区域位于所述第一厚度光刻胶层051上方,第二区域位于第二厚度光刻胶层052及光刻胶层开口区域上方,所述第一绝缘层10的第一区域与第二区域断开,暴露出部分光刻胶层以方便后续离地剥离工艺中剥离液的进入。完成后的形貌如图2e所示。
接下来通过离地剥离工艺去除光刻胶层,沉积在其上的第一绝缘层10也随之被去除,只保留触摸信号引线04上方的第一绝缘层10,并在侧壁形成垂直形貌,如图2f所示。其中离地剥离采用的剥离液可为丙酮、异丙醇、酒精或者它们的混合液。
继续沉积第二绝缘层11,且保证第二绝缘层11的厚度小于第一绝缘层,所述第二绝缘层11与触摸信号引线04厚度相等,此时触摸信号引线04上方的绝缘层总厚度为第一绝缘层10与第二绝缘层11的厚度之和,其余部分的绝缘层厚度仅为第二绝缘层11的厚度,完成此步骤状态,如图2g所示。
在实际应用中,上述工艺流程之后还应包括如下步骤:
在公共电极02上刻蚀第一过孔a,所述第一过孔a贯穿第二绝缘层11和第三绝缘层03,且暴露至少部分所述公共电极02,在所述触摸信号引线04上刻蚀第二过孔b,所述第二过孔b贯穿第一绝缘层10和第二绝缘层11,且暴露至少部分所述触摸信号引线04;
在所述第二绝缘层11上形成像素电极13,所述像素电极13与所述公共电极02在正投影方向上至少部分重叠;
通过构图工艺形成转接线14,所述转接线14通过第一过孔a与公共电极02电连接,通过第二过孔b与触摸信号引线04实现电连接。
整个阵列基板工艺完成后的结构如图3所示,可见本发明通过创造性的制作方法在像素电极13和公共电极02之间形成了较现有工艺更薄的绝缘层,根据电容的基本公式,电容与介电层的厚度成反比,更薄的绝缘层意味着可以实现更大的存储电容,可以足够维持显示阶段的电压,保证画面的正常显示。于此同时触摸信号引线04上方保留了较厚的绝缘层,很好地覆盖了触摸信号引线04,令过孔a和过孔b深度相近,均衡了刻蚀时间,减少了过刻风险,避免了触摸信号引线04的损伤。
基于同一发明构思,本发明实施例还提供了一种触控显示装置的阵列基板,该阵列基板采用前述实施例所述方法制成。该阵列基板的具体结构可以参见上述制作方法的实施例,重复之处不再赘述。
本发明实施例提供的一种触控显示基板的制作方法及一种触控显示装置的阵列基板,与现有技术相比,使得触摸信号金属引线上小尺寸的绝缘层保证一定厚度的同时,其余位置的绝缘层薄化处理,一方面平衡了过孔刻蚀的情况,减少了过刻风险,从而避免触摸信号金属引线的损伤,另一方面增大了存储电容,保证了良好的显示效果。
显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。

Claims (11)

1.一种触控显示基板的制作方法,其特征在于,包括以下步骤:
S1:通过构图工艺在衬底基板的上方形成触摸信号引线;
S2:沉积光刻胶层,并通过构图工艺形成第一厚度光刻胶层、第二厚度光刻胶层及光刻胶层开口区域,所述光刻胶层开口区域位于触摸信号引线上方;
S3:在所述光刻胶层上方沉积第一绝缘层,所述第一绝缘层包括第一区域与第二区域,其中第一区域位于所述第一厚度光刻胶层上方,第二区域位于第二厚度光刻胶层及光刻胶层开口区域上方,所述第一绝缘层的第一区域与第二区域断开;
S4:通过离地剥离工艺去除光刻胶层以及位于光刻胶层之上的第一绝缘层;
S5:沉积第二绝缘层。
2.如权利要求1所述的触控显示基板的制作方法,其特征在于,所述第一厚度光刻胶层厚度大于第二厚度光刻胶层。
3.如权利要求2所述的触控显示基板的制作方法,其特征在于,所述步骤S2具体包括:
沉积光刻胶层,所述光刻胶为正性光刻胶;
采用由遮光区、完全透光区和部分透光区组成的掩膜板进行曝光显影,其中所述掩膜板遮光区对应第一厚度光刻胶层,部分透光区对应第二厚度光刻胶层,全部透光区对应光刻胶层开口区域;
经刻蚀后形成第一厚度光刻胶层、第二厚度光刻胶层及光刻胶层开口区域。
4.如权利要求3所述的触控显示基板的制作方法,其特征在于,所述掩膜板为半色调掩膜板。
5.如权利要求1至4任一所述的触控显示基板的制作方法,其特征在于,所述第一绝缘层的厚度大于第二绝缘层。
6.如权利要求1所述的触控显示基板的制作方法,其特征在于,所述第二绝缘层与触摸信号引线厚度相等。
7.如权利要求1所述的触控显示基板的制作方法,其特征在于所述触摸信号引线为金属材质。
8.如权利要求1所述的触控显示基板的制作方法,其特征在于,所述第一绝缘层与第二绝缘层材料均为氮化硅。
9.如权利要求1所述的触控显示基板的制作方法,其特征在于,所述步骤S1之前还包括如下步骤:
提供一衬底基板;
在所述衬底基板上形成薄膜晶体管元件层,所述薄膜晶体管元件层包括栅极金属层和源漏极金属层,所述栅极金属层包括栅电极和多条栅极线,所述源漏极金属层包括源极、漏极和多条源极线;
在所述薄膜晶体管元件层上形成公共电极层,图案化所述公共电极层,形成多个相互独立的公共电极;
在所述公共电极和所述薄膜晶体管元件层上形成第三绝缘层,所述第三绝缘层上表面平坦。
10.如权利要求9所述的触控显示基板的制作方法,其特征在于,所述步骤S5之后还包括如下步骤:
在所述公共电极上刻蚀第一过孔,所述第一过孔贯穿第二绝缘层和第三绝缘层,且暴露至少部分所述公共电极,在所述触摸信号引线上刻蚀第二过孔,所述第二过孔贯穿第一绝缘层和第二绝缘层,且暴露至少部分所述触摸信号引线;
在所述第二绝缘层上形成像素电极,所述像素电极与所述公共电极在正投影方向上至少部分重叠;
通过构图工艺形成转接线,所述转接线通过第一过孔与公共电极电连接,通过第二过孔与触摸信号引线实现电连接。
11.一种触控显示装置的阵列基板,其特征在于,所述阵列基板采用权利要求1至10任一所述方法制成。
CN201610214204.4A 2016-04-07 2016-04-07 一种触控显示基板的制作方法及触控显示装置的阵列基板 Expired - Fee Related CN105867689B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201610214204.4A CN105867689B (zh) 2016-04-07 2016-04-07 一种触控显示基板的制作方法及触控显示装置的阵列基板
PCT/CN2016/082961 WO2017173714A1 (zh) 2016-04-07 2016-05-23 触控显示基板及其制作方法
US15/513,967 US10192906B2 (en) 2016-04-07 2016-05-23 Touch display substrate and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610214204.4A CN105867689B (zh) 2016-04-07 2016-04-07 一种触控显示基板的制作方法及触控显示装置的阵列基板

Publications (2)

Publication Number Publication Date
CN105867689A CN105867689A (zh) 2016-08-17
CN105867689B true CN105867689B (zh) 2018-06-05

Family

ID=56637146

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610214204.4A Expired - Fee Related CN105867689B (zh) 2016-04-07 2016-04-07 一种触控显示基板的制作方法及触控显示装置的阵列基板

Country Status (3)

Country Link
US (1) US10192906B2 (zh)
CN (1) CN105867689B (zh)
WO (1) WO2017173714A1 (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106292040B (zh) 2016-10-26 2020-01-03 武汉华星光电技术有限公司 阵列基板及其制造方法、液晶面板及液晶显示屏
CN106855669A (zh) * 2017-02-28 2017-06-16 厦门天马微电子有限公司 阵列基板及其制造方法、显示面板以及显示装置
CN108062183B (zh) * 2018-01-03 2021-11-05 京东方科技集团股份有限公司 触控基板及其制备方法、触控面板
CN108321088B (zh) * 2018-02-05 2020-06-16 京东方科技集团股份有限公司 触控基板的制造方法、触控基板及显示装置
CN110471551B (zh) * 2018-05-09 2023-05-12 瀚宇彩晶股份有限公司 触控显示器以及触控显示器的制作方法
CN109932847A (zh) * 2019-02-20 2019-06-25 南京中电熊猫平板显示科技有限公司 一种内嵌式触控阵列基板及其制造方法
CN110167280B (zh) * 2019-04-26 2020-06-05 信利光电股份有限公司 一种在电路衬底上制作保护膜层的方法
CN110783321B (zh) * 2019-10-15 2021-03-19 福建省福联集成电路有限公司 一种制作smim电容结构的方法及电容结构
CN113066802B (zh) * 2021-03-19 2023-04-18 合肥京东方显示技术有限公司 一种显示基板的制备方法、显示基板和显示装置
WO2023142003A1 (zh) * 2022-01-28 2023-08-03 京东方科技集团股份有限公司 显示面板及其制备方法、显示装置、拼接显示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20130011794A (ko) * 2011-07-22 2013-01-30 엘지디스플레이 주식회사 액정 표시장치와 이의 제조방법
KR20130021871A (ko) * 2011-08-24 2013-03-06 엘지디스플레이 주식회사 정전용량 방식 터치 스크린 패널 및 그 제조방법
KR20130033827A (ko) * 2011-09-27 2013-04-04 엘지디스플레이 주식회사 액정 표시장치와 이의 제조방법
CN103558712A (zh) * 2013-11-21 2014-02-05 京东方科技集团股份有限公司 一种彩膜基板、其制作方法、内嵌式触摸屏及显示装置
CN104536611A (zh) * 2014-12-31 2015-04-22 深圳市华星光电技术有限公司 一种阵列基板的制备方法
CN104750347A (zh) * 2015-04-17 2015-07-01 合肥京东方光电科技有限公司 电容式触摸屏及其制备工艺及触摸显示面板

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5591834B2 (ja) * 2009-03-04 2014-09-17 ナム、ドンシク タッチパネルセンサー
KR20130033627A (ko) 2011-09-27 2013-04-04 삼성전기주식회사 온 스크린 디스플레이 장치
JP6288915B2 (ja) * 2012-04-26 2018-03-07 三菱電機株式会社 表示装置
KR20140143645A (ko) * 2013-06-07 2014-12-17 삼성디스플레이 주식회사 터치 센서 패널 및 그 제조 방법
US9433102B2 (en) * 2013-08-30 2016-08-30 Boe Technology Group Co., Ltd. Touch screen panel and method for manufacturing the same, and display device
JP6558990B2 (ja) * 2015-07-17 2019-08-14 三菱電機株式会社 電子装置およびその製造方法とリペア方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20130011794A (ko) * 2011-07-22 2013-01-30 엘지디스플레이 주식회사 액정 표시장치와 이의 제조방법
KR20130021871A (ko) * 2011-08-24 2013-03-06 엘지디스플레이 주식회사 정전용량 방식 터치 스크린 패널 및 그 제조방법
KR20130033827A (ko) * 2011-09-27 2013-04-04 엘지디스플레이 주식회사 액정 표시장치와 이의 제조방법
CN103558712A (zh) * 2013-11-21 2014-02-05 京东方科技集团股份有限公司 一种彩膜基板、其制作方法、内嵌式触摸屏及显示装置
CN104536611A (zh) * 2014-12-31 2015-04-22 深圳市华星光电技术有限公司 一种阵列基板的制备方法
CN104750347A (zh) * 2015-04-17 2015-07-01 合肥京东方光电科技有限公司 电容式触摸屏及其制备工艺及触摸显示面板

Also Published As

Publication number Publication date
WO2017173714A1 (zh) 2017-10-12
US20180175080A1 (en) 2018-06-21
CN105867689A (zh) 2016-08-17
US10192906B2 (en) 2019-01-29

Similar Documents

Publication Publication Date Title
CN105867689B (zh) 一种触控显示基板的制作方法及触控显示装置的阵列基板
JP6702890B2 (ja) アレイ基板及びその作成方法と駆動方法、表示装置
CN104865726B (zh) 一种阵列基板、显示面板、显示装置以及制备方法
CN105094486B (zh) 内嵌式自电容触控显示面板及其制作方法
CN104409455B (zh) 一种基板及其制造方法、显示装置
US11237662B2 (en) Touch display substrate with switching device disposed between adjacent electrode blocks, method for manufacturing the same, driving method thereof, and display device thereof
US10204936B2 (en) Array substrate and method for manufacturing the same, display device
CN109634467A (zh) 一种阵列基板及其制备方法
CN106292036A (zh) 一种阵列基板、显示装置及其制作方法
CN107132710B (zh) 一种阵列基板及其制备方法、显示面板
CN104749843A (zh) 阵列基板及其制作方法、驱动方法及显示装置
CN102929060B (zh) 阵列基板及其制作方法、显示装置
CN104460147A (zh) 薄膜晶体管阵列基板、制造方法及显示装置
CN106876330A (zh) 一种阵列基板及其制备方法、显示面板及显示装置
CN102842587A (zh) 阵列基板及其制作方法、显示装置
CN103927045B (zh) 一种触控基板的制备方法
US11755133B2 (en) Array substrate and method for manufacturing same, and display device
CN107275341B (zh) 一种阵列基板及其制造方法
CN108133932A (zh) 阵列基板及其制作方法、显示面板
CN206470512U (zh) 阵列基板、显示面板以及显示装置
CN109960438A (zh) 基板及其制作方法、触控显示装置
CN104133313A (zh) 阵列基板及其制备方法、液晶显示装置
CN105137645B (zh) 一种彩膜阵列基板及其制造方法、显示装置
CN109727912A (zh) 一种内嵌式触控阵列基板及其制造方法
CN106024705B (zh) Tft基板的制作方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180605

CF01 Termination of patent right due to non-payment of annual fee