CN105591652B - 12 digital-to-analogue conversion plate cards are isolated in six channels entirely - Google Patents

12 digital-to-analogue conversion plate cards are isolated in six channels entirely Download PDF

Info

Publication number
CN105591652B
CN105591652B CN201510970274.8A CN201510970274A CN105591652B CN 105591652 B CN105591652 B CN 105591652B CN 201510970274 A CN201510970274 A CN 201510970274A CN 105591652 B CN105591652 B CN 105591652B
Authority
CN
China
Prior art keywords
data
dac7611u
signal
isolated
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510970274.8A
Other languages
Chinese (zh)
Other versions
CN105591652A (en
Inventor
周多道
胡孝华
温新富
章道军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHUZHOU BOCHUANG ELECTRIC Co Ltd
Original Assignee
CHUZHOU BOCHUANG ELECTRIC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHUZHOU BOCHUANG ELECTRIC Co Ltd filed Critical CHUZHOU BOCHUANG ELECTRIC Co Ltd
Priority to CN201510970274.8A priority Critical patent/CN105591652B/en
Publication of CN105591652A publication Critical patent/CN105591652A/en
Application granted granted Critical
Publication of CN105591652B publication Critical patent/CN105591652B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Amplifiers (AREA)

Abstract

12 digital-to-analogue conversion plate cards are isolated in six channels entirely, which uses XILINX XC95216PQ160 CPLD programmable logic device, and piece is translated code, logical operation selectively and all programmed in the chip.Address wire from computer-internal bus, data line and control line access CPLD, address wire A4~9 gate board through decoding, it 12-bit data and being latching to is written to each channel is respectively incorporated to and go here and there out shift register, the first low and then high sequence of data is controlled by 12 system Counters to remove, the rising edge of each shift pulse removes a data, serial data and the control logic signal chronologically generated enter TI DAC7611U D/A chip respective pins after the isolation of HCPL-2630 high speed optocoupler together, data 0~4095 correspond to 0.000~4.095V, 0~5V or 4~20mA output signal are converted to by TILF444 amplifier.The board structure is compact, and input exports all using Phototube Coupling, effectively inhibits interference of the outer signals to system.

Description

12 digital-to-analogue conversion plate cards are isolated in six channels entirely
Technical field:
The present invention relates to D/A converter modules, and in particular to a kind of CBC-DAC-726 D/A converter module.
Background technique:
The analog-digital chip that the multichannel digital-to-analogue conversion board used in industrial control field at present uses is typically all data It being written in parallel to, input and output are not isolated, at the scene poor anti jamming capability, if input and output are isolated entirely, high speed optocoupler chip Too much, cost is too high.It is incorporated to the Dynamic data exchange of each dac channel of this board and goes here and there out, with least high speed optocoupler chip Realize that input and output are isolated entirely, effectively cost reduces, and increases reliability.
Summary of the invention:
The technical problem to be solved by the present invention lies in overcoming the defects of the prior art, provide it is a kind of compact-sized, input, Output effectively inhibits the D/A converter module of interference of the outer signals to system all using Phototube Coupling.
The technical problems to be solved by the invention are realized using following technical scheme.
12 digital-to-analogue conversion plate cards are isolated in six channels entirely, it is characterised in that:
The board uses XILINX XC95216PQ160 CPLD programmable logic device, and it is complete that piece translates code, logical operation selectively Portion programs in the chip.Address wire, data line and control line from computer-internal bus access CPLD, address wire A4~9 Gate board through decoding, 12-bit data and being latching to are written to each channel are respectively incorporated to and go here and there out shift register, by 12 into The first low and then high sequence of counter controls data processed removes, and the rising edge of each shift pulse removes a data, serial number According to and chronologically the control logic signal that generates enters TI DAC7611U D/A after the isolation of HCPL-2630 high speed optocoupler together Chip respective pins, the corresponding 0.000~4.095V of data 0~4095, by TI LF444 amplifier be converted to 0~5V or 4~ 20mA output signal.
The DC5V working power of this board control section is provided by computer-internal;Peripheral circuit is provided by isolated power supply DC5V and DC ± 15V;
Data, address, control line from computer-internal bus access the board through bus slot, and all pieces are translated selectively Code, logic control and algorithm are controlled by XILINX XC95216--PQ160 CPLD chip internal software, in the work of external clock The chronologically grading control under runs softward interview on computers and controls some channel or digital quantity position, passes through address Decoding selects corresponding channel number, and the read-write of data is carried out by U2 74LS245M bidirectional buffer;
Each dac channel be it is independent, circuit structure, working method be all it is identical, first to the channel 12 12-bit data are written in bit register, trigger 12 bit shift registers by clock signal clk, by the control displacement of 12 system Counters Number, the CS, LD, CLK, sdi signal for controlling DAC7611U are isolated by HCPL-2630 high speed optocoupler to be exported;
The chip selection signal CS of DAC7611U is set to be lower level simultaneously, after 12-bit data end-of-shift, the piece of DAC7611U is selected Signal CS gets higher level, then triggers the data Load Signal LD of DAC7611U and be lower level, the rising edge of next clock cycle CLK Signal is reset to high level, while analog signals export, and DAC7611U and control circuit are restored to original operating state, waits Next digital-to-analogue conversion;DAC7611U exports DC0-4.095V, through LF444M amplifier with mutually amplification DC0-10V or superposition biased electrical Road exports DC2-10V;
Biasing circuit provides precision DC5V voltage source by reference voltage source REF02EP, and bleeder circuit R1, W2, R2 are adjusted Whole potentiometer W2 makes OP07 operational amplifier export 1.024V;
The voltage signal of DAC7611U output is through amplifier LF444M amplifying circuit;
This grade of amplifier output voltage signal, the current source circuit through rear class be converted to DC0-20mA or 4--20mA by 9013 triodes expand stream output.
The input and output of this circuit all use optocoupler to be isolated, and power supply is also isolation power supply, so that entire board has very Strong anti-interference ability, whole prototype parts use SMD paster technique, inhibit noise to greatest extent.
The board structure is compact, and input exports all using Phototube Coupling, effectively inhibits outer signals and does to system It disturbs.
Detailed description of the invention:
Fig. 1 is control section schematic diagram of the invention;
Fig. 2 is optocoupler isolation output schematic diagram of the invention;
Fig. 3 is biasing circuit schematic diagram of the invention;
Fig. 4 is the voltage signal of DAC7611U output of the invention through amplifier LF444M amplifying circuit;
Fig. 5 is the current source circuit transition diagram of rear class of the invention;
Fig. 6 is that digital quantity of the invention inputs schematic diagram;
Fig. 7 is the principle of the present invention schematic diagram.
Specific embodiment:
In order to be easy to understand the technical means, the creative features, the aims and the efficiencies achieved by the present invention, tie below Conjunction is specifically illustrating, and the present invention is further explained.
If 12 digital-to-analogue conversion plate cards are isolated in Fig. 7: six channels entirely,
The board uses XILINX XC95216PQ160 CPLD programmable logic device, and it is complete that piece translates code, logical operation selectively Portion programs in the chip.Address wire, data line and control line from computer-internal bus access CPLD, address wire A4~9 Gate board through decoding, 12-bit data and being latching to are written to each channel are respectively incorporated to and go here and there out shift register, by 12 into The first low and then high sequence of counter controls data processed removes, and the rising edge of each shift pulse removes a data, serial number According to and chronologically the control logic signal that generates enters TI DAC7611U D/A after the isolation of HCPL-2630 high speed optocoupler together Chip respective pins, the corresponding 0.000~4.095V of data 0~4095, by TI LF444 amplifier be converted to 0~5V or 4~ 20mA output signal.
The DC5V working power of this board control section is provided by computer-internal;Peripheral circuit is provided by isolated power supply DC5V and DC ± 15V, as shown in Figure 1,;
Data, address, control line from computer-internal bus access the board through bus slot, and all pieces are translated selectively Code, logic control and algorithm are controlled by XILINX XC95216--PQ160 CPLD chip internal software, in the work of external clock The chronologically grading control under runs softward interview on computers and controls some channel or digital quantity position, passes through address Decoding selects corresponding channel number, and the read-write of data is carried out by U2 74LS245M bidirectional buffer;
Each dac channel be it is independent, circuit structure, working method be all it is identical, first to the channel 12 12-bit data are written in bit register, trigger 12 bit shift registers by clock signal clk, by the control displacement of 12 system Counters Number, the CS, LD, CLK, sdi signal for controlling DAC7611U are isolated by HCPL-2630 high speed optocoupler to be exported, as shown in Figure 2;
The chip selection signal CS of DAC7611U is set to be lower level simultaneously, after 12-bit data end-of-shift, the piece of DAC7611U is selected Signal CS gets higher level, then triggers the data Load Signal LD of DAC7611U and be lower level, the rising edge of next clock cycle CLK Signal is reset to high level, while analog signals export, and DAC7611U and control circuit are restored to original operating state, waits Next digital-to-analogue conversion;DAC7611U exports DC0-4.095V, through LF444M amplifier with mutually amplification DC0-10V or superposition biased electrical Road exports DC2-10V;
Biasing circuit provides precision DC5V voltage source by reference voltage source REF02EP, and bleeder circuit R1, W2, R2 are adjusted Whole potentiometer W2 makes OP07 operational amplifier export 1.024V, as shown in Figure 3;
The voltage signal of DAC7611U output is through amplifier LF444M amplifying circuit, such as Fig. 4;
This grade of amplifier output voltage signal, the current source circuit through rear class be converted to DC0-20mA or 4--20mA by 9013 triodes expand stream output, such as Fig. 5.
The input and output of this circuit all use optocoupler to be isolated, and power supply is also isolation power supply, so that entire board has very Strong anti-interference ability, whole prototype parts use SMD paster technique, inhibit noise, such as Fig. 6 to greatest extent.
The basic principles, main features and advantages of the present invention have been shown and described above.The technology of the industry Personnel are it should be appreciated that the present invention is not limited to the above embodiments, and the above embodiments and description only describe this The principle of invention, without departing from the spirit and scope of the present invention, various changes and improvements may be made to the invention, these changes Change and improvement all fall within the protetion scope of the claimed invention.The claimed scope of the invention by appended claims and its Equivalent thereof.

Claims (2)

1. 12 digital-to-analogue conversion plate cards are isolated in six channels entirely, it is characterised in that:
The board uses XILINX XC95216PQ160 CPLD programmable logic device, and piece translates code selectively, logical operation is all compiled In the chip, address wire, data line and control line from computer-internal bus access CPLD to journey, and address wire A4~9 are through translating Code gating board is written 12-bit data and being latching to each channel respectively and is incorporated to and go here and there out shift register, passes through 12 system meters The first low and then high sequence of number devices control data removes, and the rising edge of each shift pulse removes a data, serial data and The control logic signal chronologically generated enters TI DAC7611U D/A chip after the isolation of HCPL-2630 high speed optocoupler together Respective pins, the corresponding 0.000~4.095V of data 0~4095, are converted to 0~10V by TI LF444M amplifier or 2~10V are defeated Signal out, the current source circuit through rear class are converted to DC0-20mA or 4--20mA and expand stream output by 9013 triodes;
The DC5V working power of this board control section is provided by computer-internal;Peripheral circuit by isolated power supply provide DC5V and DC±15V;
Data, address, control line from computer-internal bus access the board through bus slot, all pieces translate selectively code, Logic control and algorithm are controlled by XILINX XC95216PQ160 CPLD chip internal software, are pressed under the action of external clock Timing grading control runs softward interview on computers and controls some channel or digital quantity position, selected by address decoding Corresponding channel number is selected, the read-write of data is carried out by U274LS245M bidirectional buffer;
Each dac channel be it is independent, circuit structure, working method be all it is identical, the displacement first to the channel is posted 12-bit data are written in storage, by clock signal clk flip-flop shift, by the number of 12 system Counters control displacement, control CS, LD, CLK, the sdi signal of DAC7611U processed is isolated by HCPL-2630 high speed optocoupler to be exported;
The chip selection signal CS of DAC7611U is set to be lower level simultaneously, after 12-bit data end-of-shift, the chip selection signal of DAC7611U CS gets higher level, then triggers the data Load Signal LD of DAC7611U and be lower level, the rising edge signal of next clock cycle CLK It is reset to high level, while analog signals export, DAC7611U and control circuit are restored to original operating state, wait next time Digital-to-analogue conversion;DAC7611U exports DC0-4.095V, and the non-inverting input terminal of LF444M disconnects point waiting, and LF444M exports DC0- 10V, or, the non-inverting input terminal in LF444M will be plugged to contact, LF444M exports DC2-10V;
Biasing circuit provides precision DC5V voltage source, mono- end Jie DC5V of 20K resistance R1 by reference voltage source REF02EP Voltage source, another one end for terminating at 1K potentiometer W2, the 1K potentiometer W2 other end are connect with 4.7K resistance R2,4.7K resistance R2 Other end ground connection, composition series connection bleeder circuit, the centre cap of 1K potentiometer W2 connect the homophase input in OP07 operational amplifier 3 feet are held, adjustment potentiometer W2 makes OP07 operational amplifier export 1.024V;
The voltage signal of DAC7611U output is through amplifier LF444M amplifying circuit;
The voltage signal of this grade of amplifier output, the current source circuit through rear class are converted to DC0-20mA or 4--20mA by 9013 Triode expands stream output.
2. 12 digital-to-analogue conversion plate cards are isolated in six channel according to claim 1 entirely, it is characterised in that: this circuit Input and output all use optocoupler to be isolated, and power supply is also isolation power supply;Whole components use SMD paster technique.
CN201510970274.8A 2015-12-17 2015-12-17 12 digital-to-analogue conversion plate cards are isolated in six channels entirely Active CN105591652B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510970274.8A CN105591652B (en) 2015-12-17 2015-12-17 12 digital-to-analogue conversion plate cards are isolated in six channels entirely

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510970274.8A CN105591652B (en) 2015-12-17 2015-12-17 12 digital-to-analogue conversion plate cards are isolated in six channels entirely

Publications (2)

Publication Number Publication Date
CN105591652A CN105591652A (en) 2016-05-18
CN105591652B true CN105591652B (en) 2019-04-23

Family

ID=55930952

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510970274.8A Active CN105591652B (en) 2015-12-17 2015-12-17 12 digital-to-analogue conversion plate cards are isolated in six channels entirely

Country Status (1)

Country Link
CN (1) CN105591652B (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2369278Y (en) * 1998-12-31 2000-03-15 中国科学院近代物理研究所 Mutli-channel fully isolating electric supply controller
US6376851B1 (en) * 1998-09-21 2002-04-23 Eugene Robert Worley Opto-coupler applications suitable for low efficiency silicon based LEDs
CN1804574A (en) * 2006-01-19 2006-07-19 湖南大学 Method and apparatus for measuring running performance parameters of hybrid electric vehicle
CN1964363A (en) * 2006-11-28 2007-05-16 上海电器科学研究所(集团)有限公司 Configurable I/O module with multiple bus interface
CN102457196A (en) * 2011-12-22 2012-05-16 上海中发变频科技有限公司 Power unit control plate of high-voltage frequency converter
CN203117727U (en) * 2012-08-08 2013-08-07 深圳市禾苗分析仪器有限公司 Multifunctional controller
CN103675557A (en) * 2013-12-27 2014-03-26 哈尔滨理大晟源科技开发有限公司 Microprocessor-based relay protection testing device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6376851B1 (en) * 1998-09-21 2002-04-23 Eugene Robert Worley Opto-coupler applications suitable for low efficiency silicon based LEDs
CN2369278Y (en) * 1998-12-31 2000-03-15 中国科学院近代物理研究所 Mutli-channel fully isolating electric supply controller
CN1804574A (en) * 2006-01-19 2006-07-19 湖南大学 Method and apparatus for measuring running performance parameters of hybrid electric vehicle
CN1964363A (en) * 2006-11-28 2007-05-16 上海电器科学研究所(集团)有限公司 Configurable I/O module with multiple bus interface
CN102457196A (en) * 2011-12-22 2012-05-16 上海中发变频科技有限公司 Power unit control plate of high-voltage frequency converter
CN203117727U (en) * 2012-08-08 2013-08-07 深圳市禾苗分析仪器有限公司 Multifunctional controller
CN103675557A (en) * 2013-12-27 2014-03-26 哈尔滨理大晟源科技开发有限公司 Microprocessor-based relay protection testing device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
多功能微机保护实验***的新型继电保护测试装置研究;陈铸华;《中国优秀硕士学位论文全文数据库 工程科技II辑》;20081215(第12期);第10-38、47-48页

Also Published As

Publication number Publication date
CN105591652A (en) 2016-05-18

Similar Documents

Publication Publication Date Title
CN107133011B (en) Multichannel data storage method of oscillograph
CN106444505A (en) Multichannel synchronizing signal collection system
CN103559128B (en) A kind of power-on and power-off test circuit and power-on and power-off testing arrangement
CN101901203B (en) Multi-channel and high capacity parallel data acquisition device
CN204087204U (en) Based on the Large Copacity multi-channel synchronous high-speed data acquisition card of FPGA
CN101592706B (en) Digital and analog mixed signal chip test card
CN104485135A (en) Multi-mode SRAM single-particle test method and device
CN106209066B (en) Chip pin multiplexing method and chip
CN102496930A (en) Remote inversion method of internal action logic of protection device
CN108227539B (en) Configurable multi-channel high-speed analog quantity acquisition system and method
CN103308850B (en) The built-in framework that touch-control IC AFE (analog front end) is tested oneself and method of testing
CN201667011U (en) Embedded multi-input multi-output data acquisition template
CN106933215B (en) PXI bus-based universal equivalent device for external interface of telemetry system
CN103684458A (en) Analog-digital converter protective circuit, digital power supply, method and module for processing digital signals and method for protecting circuit
CN105591652B (en) 12 digital-to-analogue conversion plate cards are isolated in six channels entirely
CN203054048U (en) Touch and portable-type digital storage oscilloscope based on NIOS II platform
CN201434901Y (en) Test card for digital and analog mixed signal chip on chip tester
CN110048718A (en) A kind of data collecting card
CN203325412U (en) LED full-color display screen control circuit
CN102522107A (en) Reading-writing system and method of sensor or controller and relative sensing faucet
CN207780567U (en) A kind of novel 16 Channel Synchronous data collecting system
RU2487393C1 (en) Device for inputting command matrix signals
CN203025276U (en) Tester of capacitive touch screen module
CN201589804U (en) Digital oscilloscope with digital-analog conversion function
CN219761000U (en) Decoding circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant