CN105335587A - Chip Pinout design method for inhibiting signal crosstalk noise - Google Patents
Chip Pinout design method for inhibiting signal crosstalk noise Download PDFInfo
- Publication number
- CN105335587A CN105335587A CN201510904498.9A CN201510904498A CN105335587A CN 105335587 A CN105335587 A CN 105335587A CN 201510904498 A CN201510904498 A CN 201510904498A CN 105335587 A CN105335587 A CN 105335587A
- Authority
- CN
- China
- Prior art keywords
- chip
- pinout
- signal
- receiving end
- crosstalk noise
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 11
- 230000002401 inhibitory effect Effects 0.000 title abstract 3
- 230000008878 coupling Effects 0.000 claims abstract description 8
- 238000010168 coupling process Methods 0.000 claims abstract description 8
- 238000005859 coupling reaction Methods 0.000 claims abstract description 8
- 238000006243 chemical reaction Methods 0.000 claims description 4
- 230000005540 biological transmission Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000008054 signal transmission Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000007812 deficiency Effects 0.000 description 1
Landscapes
- Details Of Connecting Devices For Male And Female Coupling (AREA)
Abstract
The invention discloses a chip Pinout design method for inhibiting signal crosstalk noise, which belongs to the field of inhibiting signal crosstalk noise and aims to solve the technical problem that the crosstalk energy of a chip terminal is increased due to the fact that the signal wiring length is increased and the signal coupling distance is reduced, and the technical scheme is as follows: the chip is located on the server mainboard, the sending end and the receiving end of the chip are connected through a differential line, and the coupling polarities of the differential line at the sending end and the receiving end of the chip are converted by 180 degrees.
Description
Technical field
The present invention relates to and suppress signal cross-talk field of noise, specifically a kind of chip Pinout method for designing suppressing signal cross-talk noise.
Background technology
At present, Server motherboard design is all carry out layout wiring with high-speed and high-density interconnection mode, like this, when system transfers signal speed is higher, cabling quantity is more, limits by pcb board structure space meanwhile, signal each cabling insulating space is limited, and signal lead length larger time, the crosstalk energy experienced of system transfers chip terminal will be comparatively large, therefore, the lifting of the Signal reception bit error rate can be caused, have influence on the stability of signal transmission quality and system.
As shown in Figure 1, during usual Server main board system transmission interconnection, the English full name of Pinout(of chip TX or RX end is Pinout, translator of Chinese is pin) gage system be order direct-connected, this mode connects up more convenient, schematic circuit also without the need to changing the definition of differential lines pin polarity, can shorten the time of designing and developing.But because signal lead length increases, signal coupling pitch smaller, and cause the increase of chip terminal crosstalk energy.As shown in Figure 2, by theoretical analysis, signal can present the larger crosstalk noise of amplitude in transmission path terminal, the signal integrity quality of influential system transmission.
Summary of the invention
Technical assignment of the present invention is for above deficiency, provides a kind of chip PINOUT method for designing suppressing signal cross-talk noise, solves that signal lead length increases, signal coupling pitch smaller and cause the problem of the increase of chip terminal crosstalk energy.
Technical assignment of the present invention realizes in the following manner:
Suppress a chip Pinout method for designing for signal cross-talk noise, described chip is positioned on server master board, and the transmitting terminal of chip is connected by differential lines with receiving end, and differential lines has the conversion of 180 degree at the transmitting terminal of chip and the coupling polarity of receiving end.
Described transmitting terminal is with differential pair Pair1(A+, A-), Pair2 (B+, B-) pattern Pinout outlet, receiving end is with differential pair Pair1(A+, A-), Pair2 (B-, B+) pattern Pinout inlet wire.
A kind of chip Pinout method for designing of signal cross-talk noise that suppresses of the present invention has the following advantages: by changing chip Pinout outlet order, so that signal cross-talk polarity can carry out 180 degree of rotations on PCB transmission path, make the positive and negative oriented energy of crosstalk on its difference cabling mutually superpose counteracting, reduce the impact of chip terminal crosstalk noise.This kind of PCB cabling design, can effective promotion signal transmission quality, and guarantee that signal is when the long distance interconnection transmission of highly dense high speed, the stability of system cloud gray model, improves the designing quality of product.
Accompanying drawing explanation
Below in conjunction with accompanying drawing, the present invention is further described.
The Pinout gage system schematic diagram of chip TX end or RX end when accompanying drawing 1 is classical signal transmission interconnection in embodiment;
Accompanying drawing 2 is that in embodiment, the crosstalk of difference cabling produces principle schematic;
Accompanying drawing 3 is that in embodiment, Intelguideline allows the positive and negative pin polarity of chip difference to exchange schematic diagram;
Accompanying drawing 4 is system interconnection schematic diagram after embodiment chips pin dipole inversion.
Embodiment
With reference to Figure of description and specific embodiment, a kind of chip PINOUT method for designing of signal cross-talk noise that suppresses of the present invention is described in detail below.
Embodiment:
A kind of chip Pinout method for designing suppressing signal cross-talk noise of the present invention, chip is positioned on server master board, the transmitting terminal of chip is connected by differential lines with receiving end, and both positive and negative polarity reversion is carried out to the transmitting terminal of chip and receiving end, make differential lines have the conversion of 180 degree at the transmitting terminal of chip and the coupling polarity of receiving end.
Described transmitting terminal is with differential pair Pair1(A+, A-), Pair2 (B+, B-) pattern Pinout outlet, receiving end is with differential pair Pair1(A+, A-), Pair2 (B-, B+) pattern Pinout inlet wire.
When transmitting terminal is with differential pair Pair1(A+, A-), during Pair2 (B+, B-) mode coupled transfer, its far end crosstalk noise is positive pulse, and when differential lines is with Pair1 (A+, A-), Pair2 (B-, B+) during mode coupled transfer, its far end crosstalk noise is negative pulse, thus makes the positive and negative oriented energy of crosstalk on its difference cabling mutually superpose counteracting, reduces the impact of chip terminal crosstalk noise.
For reducing mutual cross talk effects between pcb board high-speed-differential cabling, when hardware principle wiring diagram designs, shown in accompanying drawing 3, positive-negative polarity reversion is carried out to the pin of chip TX end and transmitting terminal or RX difference and receiving end, this type of function, be all support for the Intel platform CPU that Server mainboard is applied, with this, lay the foundation for follow-up PCBlayout wiring reduces crosstalk noise impact.
After schematic circuit chip pin positive-negative polarity is more talked about, to press accompanying drawing 4 mode, carry out the wiring of PCB difference cabling, can effectively reduce crosstalk noise intensity, its solution principle, can with reference to shown in accompanying drawing 3.Differential lines has carried out 180 degree of conversions at the coupling polarity that TX and RX holds, and like this, the positive negative energy that crosstalk noise produces is cancelled out each other, and effectively reduces crosstalk noise amplitude, improves system transfers quality.
By embodiment above, described those skilled in the art can be easy to realize the present invention.But should be appreciated that the present invention is not limited to above-mentioned embodiment.On the basis of disclosed embodiment, described those skilled in the art can the different technical characteristic of combination in any, thus realizes different technical schemes.Except the technical characteristic described in instructions, be the known technology of those skilled in the art.
Claims (2)
1. one kind is suppressed the chip Pinout method for designing of signal cross-talk noise, it is characterized in that described chip is positioned on server master board, the transmitting terminal of chip is connected by differential lines with receiving end, and differential lines has the conversion of 180 degree at the transmitting terminal of chip and the coupling polarity of receiving end.
2. a kind of chip Pinout method for designing suppressing signal cross-talk noise according to claim 1, it is characterized in that described transmitting terminal is with differential pair Pair1(A+, A-), Pair2 (B+, B-) pattern Pinout outlet, receiving end is with differential pair Pair1(A+, A-), Pair2 (B-, B+) pattern Pinout inlet wire.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510904498.9A CN105335587A (en) | 2015-12-09 | 2015-12-09 | Chip Pinout design method for inhibiting signal crosstalk noise |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510904498.9A CN105335587A (en) | 2015-12-09 | 2015-12-09 | Chip Pinout design method for inhibiting signal crosstalk noise |
Publications (1)
Publication Number | Publication Date |
---|---|
CN105335587A true CN105335587A (en) | 2016-02-17 |
Family
ID=55286111
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510904498.9A Pending CN105335587A (en) | 2015-12-09 | 2015-12-09 | Chip Pinout design method for inhibiting signal crosstalk noise |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105335587A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108627845A (en) * | 2017-03-15 | 2018-10-09 | 信泰光学(深圳)有限公司 | The circuit layout of laser driving circuit |
CN115361787A (en) * | 2022-09-16 | 2022-11-18 | 苏州浪潮智能科技有限公司 | PCB (printed Circuit Board) wire design method, PCB wire design processing method and PCB |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104102787A (en) * | 2014-07-23 | 2014-10-15 | 浪潮电子信息产业股份有限公司 | Design method for reducing crosstalk effect of Dual Stripline type wiring |
CN104102797A (en) * | 2014-08-08 | 2014-10-15 | 浪潮电子信息产业股份有限公司 | PCB (printed circuit board) layout design method reducing differential crosstalk |
CN104182576A (en) * | 2014-08-20 | 2014-12-03 | 浪潮电子信息产业股份有限公司 | Design method for reducing crosstalk influence between high-speed differential pairs |
-
2015
- 2015-12-09 CN CN201510904498.9A patent/CN105335587A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104102787A (en) * | 2014-07-23 | 2014-10-15 | 浪潮电子信息产业股份有限公司 | Design method for reducing crosstalk effect of Dual Stripline type wiring |
CN104102797A (en) * | 2014-08-08 | 2014-10-15 | 浪潮电子信息产业股份有限公司 | PCB (printed circuit board) layout design method reducing differential crosstalk |
CN104182576A (en) * | 2014-08-20 | 2014-12-03 | 浪潮电子信息产业股份有限公司 | Design method for reducing crosstalk influence between high-speed differential pairs |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108627845A (en) * | 2017-03-15 | 2018-10-09 | 信泰光学(深圳)有限公司 | The circuit layout of laser driving circuit |
CN115361787A (en) * | 2022-09-16 | 2022-11-18 | 苏州浪潮智能科技有限公司 | PCB (printed Circuit Board) wire design method, PCB wire design processing method and PCB |
CN115361787B (en) * | 2022-09-16 | 2024-01-23 | 苏州浪潮智能科技有限公司 | PCB wiring design method, PCB wiring design processing method and PCB |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9882605B2 (en) | System and method for cross-talk cancellation in single-ended signaling | |
CN104102797A (en) | PCB (printed circuit board) layout design method reducing differential crosstalk | |
US11126777B2 (en) | Layout routing structure and layout routing method for improving SI performance of signal | |
CN105335587A (en) | Chip Pinout design method for inhibiting signal crosstalk noise | |
CN201654774U (en) | Data transmission equipment based on USB2.0 | |
US10141250B2 (en) | Chip and electronic device | |
CN204256732U (en) | The high-speed data transmission apparatus of Based PC I-Express interface | |
CN106654728B (en) | A kind of connector and communication equipment | |
CN104539867A (en) | Long range image signal transmitting system based on SPI and RS422 bus | |
CN204242173U (en) | Based on the multi-functional backboard of CPCI-S.0 and CPCI-E bus | |
CN102650979B (en) | Adapting card for peripheral component interface (PCI) Express X4 to compact peripheral component interconnect (CPCI) Express X4 | |
Jaussi et al. | Multi-Gbit I/O and interconnect co-design for power efficient links | |
US10312967B2 (en) | System and method for cross-talk cancellation in single-ended signaling | |
CN103618160B (en) | Signal lossless connects and intercommunicating system | |
CN105357866A (en) | Wiring method for reducing high-speed signal crosstalk | |
CN208314763U (en) | A kind of Retimer board for being transmitted outside PCIe signal chassis | |
CN104102606A (en) | Method for transmitting PCI (peripheral component interconnect)-EXPRESS signals over long distances | |
Chen et al. | An FPGA-Based Verification Platform for High-Speed Interface IPs | |
CN203085801U (en) | Socket connector and plug connector | |
CN105791850A (en) | Encoder and coding method thereof, and decoder and decoding method thereof | |
CN204361243U (en) | K-band channel sum-difference network | |
CN206451068U (en) | Single channel high speed signal adapter based on FPGA | |
CN203242153U (en) | Signal transmission device of incremental encoder | |
US11640933B2 (en) | Ball grid array pattern for an integrated circuit | |
CN203674431U (en) | Signal lossless joint and intercommunicating system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160217 |