CN105071870A - Time slot design method for channel agility difference measurement - Google Patents
Time slot design method for channel agility difference measurement Download PDFInfo
- Publication number
- CN105071870A CN105071870A CN201510382357.5A CN201510382357A CN105071870A CN 105071870 A CN105071870 A CN 105071870A CN 201510382357 A CN201510382357 A CN 201510382357A CN 105071870 A CN105071870 A CN 105071870A
- Authority
- CN
- China
- Prior art keywords
- passage
- amplitude
- phase
- absolute
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Monitoring And Testing Of Transmission In General (AREA)
- Mobile Radio Communication Systems (AREA)
Abstract
The invention relates to a time slot design method for channel agility difference measurement, and belongs to the field of microwave signal measurement. The method comprises the steps: enabling a multi-channel signal to be connected to an N-in one-out channel switching network; presetting an initial channel switching time slot value, enabling the channel switching network to employ an integral multiple code element period, switching to the next channel when the N-in one-out channel switching network passes through each integral multiple code element period, enabling a serial output signal of the channel switching network to be connected to an amplitude and phase consistency tester, solving an absolute amplitude value and absolute phase information contained by each channel signal of N channels, plotting an amplitude curve and a phase curve through the solved absolute amplitude value and absolute phase information contained by each channel signal of N channels, and finding the corresponding channel switching time slot values when the amplitude and phase relation becomes stable. Through a successive approximation method, the method finally determines an optimal time slot value, improves the measurement accuracy of amplitude and phase values of a multi-channel amplitude and phase testing system, and improves the system performance.
Description
Technical field
The present invention relates to a kind of time slot method for designing becoming difference measurement for passage victory, the method belongs to microwave signal measurement field.
Background technology
What require satellite communication along with people improves constantly, and communication technology of satellite obtains very large development.Wherein, oneself becomes the guardian technique improving satellite communication performance, reduce system cost to satellite multiple-beam antenna at present.Multichannel width phase test macro mainly carries out the measurement of amplitude and phase place to interchannel multibeam signals, it is widely used in the numerous areas such as communication, electronics, material, military affairs.The multichannel structure of transmitter, makes DBF (DigitalBeamforming, digital beam froming) antenna system add the consumption of complexity and resource.Traditional multichannel width phase test macro is the receiver designing same quantity according to the channel number of transmitter, ensures that the passage of each transmitter correspond to a road receiver.But in actual applications, the cost of receiver, resource and algorithm complexity etc. are all far away higher than transmitter, and multiple receivers of design multidiameter delay are incorrect and unnecessary.Therefore, in actual multichannel width phase test macro, by this module of introduction passage handover network, cost, resource and the algorithm complex of receiving terminal can be saved greatly.
The design of passage bridge network is most important in multichannel width phase test macro, and the mode that rational designed channel switches and order, can eliminate gradual making an uproar mutually on the impact of difference power, phase difference measuring accuracy.The time slot of passage bridge then have impact on the amplitude of multichannel width phase test macro and the certainty of measurement of phase place, and therefore whether the design of passage bridge time slot rationally directly affects the performance of multichannel width phase test macro.Passage bridge network is from the requirement receiving request switching channel, and passage bridge network response request all needs the regular hour to the process such as switching of passage bridge.Slot values arranged conference and causes the passage bridge residence time in every passage long, and system completes N channel and switches consuming time huge, reduces system effectiveness; Slot values arrange too small meeting cause the amplitude of every passage and phase value be still subject to passage bridge impact be in variable condition, cause test result inaccurate.
Summary of the invention
The object of the invention is amplitude, the phase measurement performance for improving multichannel width phase test macro, proposing the time slot method for designing that the victory of a kind of passage becomes difference measurement.
The present invention is achieved by the following technical solutions.
Passage victory becomes a time slot method for designing for difference measurement, and its key step is as follows:
Step one, beam signal maker send multi channel signals, and multi channel signals access N enters the 1 passage bridge network gone out; N is port number, and wherein multi channel signals is the homogenous frequency signal based on DS-CDMA carrying width phase information.
Step 2, preset an initial k
0value, makes passage bridge network with integral multiple code-element period, i.e. k
0* 1/ ω carries out interchannel switching in the cycle, wherein 1/ ω is code-element period, k
0be the passage bridge slot values of required design in the present invention, wherein k
0for positive integer.
Step 3, N enter 1 and go out passage bridge network often through a k0*1/ ω cycle, are just switched to next passage, at output Serial output.N enters the 1 passage bridge order going out passage bridge network: passage 1, passage 2, passage 3, passage 4 ..., passage N.
The serial output signal access amplitude-phase consistency tester of step 4, passage bridge network, amplitude-phase consistency tester carries out data processing to reception data, calculate absolute amplitude and absolute phase information that in N channel, each channel signal comprises, wherein each code-element period calculates one group of absolute width phase information, and each passage can obtain k
0organize absolute width phase information;
Step 5, utilize Matlab software step 4 to be calculated N channel in the k that comprises of each channel signal
0individual absolute amplitude and phase information carry out drafting amplitude curve figure and phase curve figure.Analyze amplitude curve figure and the phase curve figure of each passage, judge it is that figure line tends towards stability (no longer including the changes such as rising, decline, shake) from which width phase information in k0 width phase information, the measure error now introduced by the switching time of passage bridge is eliminated completely, think corresponding to this width phase information code-element period be effective code element, the absolute amplitude that this period measurement obtains and absolute phase values are just for effective Amplitude-phase relation value.Then k
0for final passage bridge slot values;
If the figure line of last the width phase information in step 6 step 5 in passage bridge cycle k0*1/ ω is not still stablized, illustrate within the k0*1/ ω time in passage bridge cycle, the measure error that the switching time of passage bridge introduces still exists, then default switching time in cycle is updated to k
1* 1/ ω (wherein k
1for positive integer, larger than the numerical value k0 in step 5), re-start step 2 to step 5.Further confirmation k
1whether be suitable passage bridge slot values, if be not suitable for, switching time update cycle again, re-start step 2 to step 5, if Amplitude-phase relation value tends towards stability, completely not by the requirement that the switching time of passage bridge affects, be then defined as final passage bridge slot values; If to the last the figure line of a width phase information is not still stablized, then perform step 6 again.
Namely the time slot design becoming difference measurement for passage victory is completed through above-mentioned six steps.
Beneficial effect
Time slot method for designing for passage victory change difference measurement of the present invention proposes a kind of rationally effective method, optimum slot values is finally determined by the method for Approach by inchmeal, improve the accuracy of measurement of amplitude and phase value in multichannel width phase test macro, improve systematic function.
Accompanying drawing explanation
Fig. 1 is that multichannel of the present invention victory becomes differential measuring method flow chart;
Fig. 2 is that multichannel of the present invention victory becomes difference measurement time slot method for designing flow chart;
Fig. 3 is passage 1 when slot values is preset as 5 in embodiment, passage 2 width is worth comparison diagram mutually, wherein (a) is passage 1 absolute phase, b () is passage 2 absolute phase, (c) is passage 1 absolute power, and (d) is passage 2 absolute power;
Fig. 4 is passage 1 when slot values is preset as 9 in this example, passage 2 width is worth comparison diagram mutually, wherein (a) is passage 1 absolute phase, b () is passage 2 absolute phase, (c) is passage 1 absolute power, and (d) is passage 2 absolute power.
Embodiment
Below in conjunction with drawings and Examples, the present invention will be further described and describe in detail.
Fig. 1 is the flow chart being applied to multichannel passage victory change differential measuring method of the present invention.Can see, beam signal maker has N channel to export, passage bridge network according to passage 1, passage 2, passage 3 ..., the order of passage N carries out the switching of passage.1 tunnel output of passage bridge network enters amplitude-phase consistency tester inside and carries out sequence of operations, and last solution calculates the relative Amplitude phase relation of each passage.Then matlab software is used to carry out drafting and the analysis of image.
Fig. 2 is that multichannel of the present invention victory becomes difference measurement time slot method for designing flow chart.Can be obtained by Fig. 2, first design time slot needs a default time slot initial value, passage bridge is carried out according to the time slot initial value preset, amplitude-phase consistency tester receive path handover network outputs signal and carries out the process of a series of data, as mixing, cross low pass filter, matched filtering etc., last solution calculates amplitude and the phase value of each passage.The range value obtain all code-element periods in a passage and phase value draw out image.Judge that whether the slot values of now current preset is excessive or too small from the width phase numerical value figure drawn, if it is excessive to preset slot values, the width phase numerical value figure according to drawing determines rational slot values; If the slot values preset is too small, adjusts default slot values, re-start operation above, until last width phase information, completely not by when affecting switching time of passage bridge, finally determines slot values in code-element period.
Fig. 3 is 1 passage when slot values is preset as 5 in this example, the width of 2 passages is worth comparison diagram mutually.The absolute phase that can be obtained passage 1 and passage 2 by Fig. 2 is still on the rise when the 5th code element, and its absolute power tends towards stability when the 5th code element.Comprehensive tunnel switches self character, and the result of the comparison diagram that inter-channel phase and range value are drawn, can obtain conclusion: it is 5 still less for arranging passage bridge slot values, and the measure error that passage bridge is introduced is comparatively large, also needs to redesign slot values.
Fig. 4 is 1 passage when slot values is preset as 9 in this example, the width of 2 passages is worth comparison diagram mutually.The absolute phase that can be obtained passage 1 and passage 2 by Fig. 3 tends to be steady when the 7th code element, and its absolute power tends towards stability when the 5th code element.Comprehensive tunnel switches self character, the result of the comparison diagram that inter-channel phase and range value are drawn, when the switching slot values arranging passage bridge network is 7, the 7th Amplitude-phase relation value completely not by the impact of switching time, then determines that final passage bridge slot values is 7.
Embodiment
For multichannel width phase test macro, specific embodiment of the invention process is described.
Above-mentioned multichannel width phase test macro comprises beamformer, passage bridge network and amplitude-phase consistency tester three part composition.The port number of multichannel width phase test macro is 32, and adopt 32 to enter the 1 passage bridge network gone out, code-element period is 204.8ms.
Step one, beam signal maker send the multi channel signals on 32 tunnels, and each passage comprises respective width phase information.Multi channel signals accesses 32 respectively and enters the 1 passage bridge network gone out;
Step 2, self character due to passage bridge network, can cause the certainty of measurement of multichannel width phase test macro to be affected in passage bridge process, and measured absolute phase and absolute amplitude measure error are comparatively large, can not as the reference value of Measurement accuracy.When uncertain time slot design load, in conjunction with the initial value presetting a time slot that the impacts such as switching time are large as far as possible, make residence time k=5 in each passage in this example.Passage bridge network is using the time of 5 times of code-element periods as the interchannel switching cycle of 32 passages, and wherein chip rate is 204.8ms/symbol, then the residence time in each passage is 1024ms;
Step 3, amplitude-phase consistency tester control 32 enters 1 transfer sequence going out passage bridge network and is: passage 1, passage 2, passage 3 ..., passage 32.Concrete changing method is: 32 enter 1 goes out passage bridge network often through the cycle of a 1024ms, is just switched to next passage, at output Serial output.The total time of 32 passage traversal needs is 32768ms;
The output signal access amplitude-phase consistency tester of step 4, passage bridge network, amplitude-phase consistency tester carries out data processing to reception data, calculate absolute amplitude and absolute phase information that in 32 passages, each channel signal comprises, wherein each code-element period can calculate one group of absolute width phase information, so time each passage can obtain 5 absolute width phase information;
Step 5, Matlab carry out curve plotting to 5 absolute amplitudes of obtain in step 4 32 each passages of passage and absolute phase values, and wherein each group width phase information correspond to this code-element period and resolves the numerical value obtained.The absolute phase that can be obtained passage 1 and passage 2 by Fig. 2 is still on the rise when the 5th code element, and its absolute power tends towards stability when the 5th code element.Comprehensive tunnel handover network self character, the result of both comparison diagrams that inter-channel phase and range value are drawn, it is 5 still less for arranging passage bridge slot values, and the measure error that passage bridge is introduced is comparatively large, also needs to redesign;
Step 6, re-start step 2 to step 4, default slot values is updated to 9.The absolute phase that can be obtained passage 1 and passage 2 by Fig. 3 tends to be steady when the 7th code element, and its absolute power tends towards stability when the 5th code element.Comprehensive tunnel handover network self character, the result of both comparison diagrams that inter-channel phase and range value are drawn, when to arrange passage bridge slot values be 7, the 7th Amplitude-phase relation value completely not by the impact of the switching time of passage bridge, then determines that final passage bridge slot values is 7;
The above is preferred embodiment of the present invention, and the present invention should not be confined to the content disclosed in this embodiment and accompanying drawing.Every do not depart from spirit disclosed in this invention under the equivalence that completes or amendment, all fall into the scope of protection of the invention.
Claims (2)
1. become a time slot method for designing for difference measurement for passage victory, it is characterized in that: concrete steps are as follows:
Step one, beam signal maker send multi channel signals, and multi channel signals access N enters the 1 passage bridge network gone out; N is port number, and wherein multi channel signals is the homogenous frequency signal based on DS-CDMA carrying width phase information;
Step 2, preset an initial k
0value, makes passage bridge network with integral multiple code-element period, i.e. k
0* 1/ ω carries out interchannel switching in the cycle, wherein 1/ ω is code-element period, k
0be the passage bridge slot values needing design, wherein k
0for positive integer;
Step 3, N enter 1 and go out passage bridge network often through a k0*1/ ω cycle, are just switched to next passage, at output Serial output; N enters the 1 passage bridge order going out passage bridge network: passage 1, passage 2, passage 3, passage 4 ..., passage N;
The serial output signal access amplitude-phase consistency tester of step 4, passage bridge network, amplitude-phase consistency tester carries out data processing to reception data, calculate absolute amplitude and absolute phase information that in N channel, each channel signal comprises, wherein each code-element period calculates one group of absolute width phase information, and each passage can obtain k
0organize absolute width phase information;
Step 5, utilize Matlab software step 4 to be calculated N channel in the k that comprises of each channel signal
0individual absolute amplitude and phase information carry out drafting amplitude curve figure and phase curve figure; Analyze amplitude curve figure and the phase curve figure of each passage, judge it is from which width phase information figure line stabilization in k0 width phase information, the measure error then now introduced by the switching time of passage bridge is eliminated completely, corresponding to this width phase information code-element period be effective code element, the absolute amplitude that this code-element period measurement obtains and absolute phase values are effective Amplitude-phase relation value; Then k
0for final passage bridge slot values;
If the figure line of last the width phase information in step 6 step 5 in passage bridge cycle k0*1/ ω is not still stablized, illustrate within the k0*1/ ω time in passage bridge cycle, the measure error that the switching time of passage bridge introduces still exists, then default switching time in cycle is updated to k
1* 1/ ω, wherein k
1for positive integer, larger than the numerical value k0 in step 5, re-start step 2 to step 5; Further confirmation k
1whether be suitable passage bridge slot values, if be not suitable for, switching time update cycle again, re-start step 2 to step 5, if Amplitude-phase relation value stabilization, completely not by the requirement that the switching time of passage bridge affects, be then defined as final passage bridge slot values; If to the last the figure line of a width phase information is not still stablized, then perform step 6 again;
Namely the time slot design becoming difference measurement for passage victory is completed through above-mentioned six steps.
2. according to claim 1ly a kind ofly become the time slot method for designing of difference measurement for passage victory, it is characterized in that: described figure line stabilization is specially no longer rises, declines, shakes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510382357.5A CN105071870B (en) | 2015-07-02 | 2015-07-02 | A kind of time slot method for designing for passage agile difference measurement |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510382357.5A CN105071870B (en) | 2015-07-02 | 2015-07-02 | A kind of time slot method for designing for passage agile difference measurement |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105071870A true CN105071870A (en) | 2015-11-18 |
| CN105071870B CN105071870B (en) | 2017-04-05 |
Family
ID=54501169
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510382357.5A Expired - Fee Related CN105071870B (en) | 2015-07-02 | 2015-07-02 | A kind of time slot method for designing for passage agile difference measurement |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105071870B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108196235A (en) * | 2018-02-08 | 2018-06-22 | 北京理工大学 | A kind of calibration of amplitude and phase method for multichannel millimetre-wave radar |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101729140A (en) * | 2009-11-10 | 2010-06-09 | 中兴通讯股份有限公司 | Channel calibration method and device |
| CN102510364A (en) * | 2011-12-31 | 2012-06-20 | 成都芯通科技股份有限公司 | Method for calibrating amplitude phase consistency of intelligent multi-channel power amplifier |
| CN103092113A (en) * | 2013-01-06 | 2013-05-08 | 中国电子科技集团公司第十研究所 | Time control method of navigation management beam scanning |
-
2015
- 2015-07-02 CN CN201510382357.5A patent/CN105071870B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101729140A (en) * | 2009-11-10 | 2010-06-09 | 中兴通讯股份有限公司 | Channel calibration method and device |
| CN102510364A (en) * | 2011-12-31 | 2012-06-20 | 成都芯通科技股份有限公司 | Method for calibrating amplitude phase consistency of intelligent multi-channel power amplifier |
| CN103092113A (en) * | 2013-01-06 | 2013-05-08 | 中国电子科技集团公司第十研究所 | Time control method of navigation management beam scanning |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108196235A (en) * | 2018-02-08 | 2018-06-22 | 北京理工大学 | A kind of calibration of amplitude and phase method for multichannel millimetre-wave radar |
| CN108196235B (en) * | 2018-02-08 | 2021-04-27 | 北京理工大学 | Amplitude-phase calibration method for multichannel millimeter wave radar |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105071870B (en) | 2017-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103605023A (en) | Method and device for measuring merging unit time characteristics | |
| CN102088424B (en) | Signal detection device | |
| CN102324944B (en) | Antenna calibration method and device | |
| CN105425221A (en) | Radio frequency channel real-time calibration method and secondary radar | |
| CN105406930B (en) | Multichannel channel simulator, terminal consistency test system and phase alignment system | |
| CN103595404A (en) | Frequency mixer group delay measuring circuit and method | |
| CN104515907A (en) | Scattering parameter testing system and implementation method thereof | |
| CN105322965A (en) | Digital analog converter with delay deviation detection and calibration functions | |
| CN103543440B (en) | Based on the digital beam froming apparatus and method of FPGA programmable delay circuit | |
| CN116015472A (en) | Optical phased array system phase consistency calibration method based on multistage feedback mechanism | |
| CN104655935A (en) | Method and device for testing node capacitor | |
| CN203519730U (en) | Scattering parameter testing system | |
| CN203554071U (en) | Intelligent transformer station merging unit automatic verification device | |
| CN105071870A (en) | Time slot design method for channel agility difference measurement | |
| CN103618578A (en) | Radio-frequency signal power agility method based on numerical control attenuation | |
| CN109710172B (en) | Parameter configuration method, device and system of multi-channel high-speed analog-to-digital conversion chip | |
| CN204330003U (en) | The intelligent test system of new architecture | |
| CN103560791A (en) | Automatic time-drift and temperature-drift calibrating technology for ultra-high speed DAC sampling window | |
| CN105021900B (en) | A kind of passage agile differential measuring method for multi-channel measurement | |
| CN104810620A (en) | Non-coherent correction phased array system and method | |
| CN111010250A (en) | Method and system for realizing high-precision time synchronization | |
| CN102590732B (en) | Multi-channel circuit asymmetry calibration method | |
| CN104363066A (en) | Networked automatic microwave relay combiner test method | |
| CN207731092U (en) | A kind of Big Dipper timing type terminal | |
| CN109813348B (en) | Distributed optical fiber sensing system and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB03 | Change of inventor or designer information |
Inventor after: Jiang Zhike Inventor after: Wang Shuai Inventor after: Bo Xiangyuan Inventor after: An Jianping Inventor after: Luo Jing Inventor after: Tu Shuiping Inventor after: Lu Nan Inventor after: Dai Jibo Inventor before: Song Zhe Inventor before: Wang Shuai Inventor before: Bo Xiangyuan Inventor before: Luo Jing Inventor before: Tu Shuiping Inventor before: Lu Nan Inventor before: Dai Jibo Inventor before: Yang Xiao |
|
| COR | Change of bibliographic data | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170405 Termination date: 20210702 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |