CN105007062A - High-reliability edge pulse generating circuit of intelligent power module - Google Patents
High-reliability edge pulse generating circuit of intelligent power module Download PDFInfo
- Publication number
- CN105007062A CN105007062A CN201510446658.XA CN201510446658A CN105007062A CN 105007062 A CN105007062 A CN 105007062A CN 201510446658 A CN201510446658 A CN 201510446658A CN 105007062 A CN105007062 A CN 105007062A
- Authority
- CN
- China
- Prior art keywords
- pulse
- input
- circuit
- high side
- generating circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
Abstract
The invention relates to a high-reliability edge pulse generating circuit of an intelligent power module. The high-reliability edge pulse generating circuit is designed based on a brand-new circuit design framework, and could be applied to high-side control signals with any pulse width. The high-reliability edge pulse generating circuit could ensure the normal output of a RESET pulse signal no matter the input signal has normal pulse width, or is a narrow pulse, even a super-narrow pulse so as to fundamentally solve the problem that a high-side output signal could not reset because of a narrow pulse input signal and reduce risk of straightway reliability of the MOSFET at the high side and the low side to effectively ensure the work stability of each module in the applied intelligent power module. And not only that, the high-reliability edge pulse generating circuit designed by the invention is simple in structure and overcomes the limitation of a traditional edge pulse generating circuit to input pulse width so as to save multi-level noise filter circuit in a signal transmission path, reduce the transmission delay of the signal and promote frequency of an operating switch.
Description
Technical field
The present invention relates to for a kind of Intelligent Power Module high reliability edge pulse-generating circuit, belong to the drive circuit design field of Intelligent Power Module.
Background technology
Along with the continuous progress of electron electric power technology, make a lot of power semiconductor along high frequency, high-power, intelligent and modular direction development, terminal client is also more and more higher for the performance of device, volume and reliability requirement.Device for power switching (IGBT or MOSFET) and gate driver circuit (HVIC) integrate by Intelligent Power Module exactly, are also integrated with various defencive function simultaneously.While lifting integrated level, how meeting higher reliability requirement, is a major challenge of Intelligent Power Module.
As shown in Figure 1, a kind of conventional three-phase intelligent power model includes U, V, W three-phase drive circuit.Each phase drive circuit is made up of gate driver circuit (HVIC) and high side MOSFET, downside MOSFET, bootstrap diode (BSD).The downside input signal LIN of input and high side input signal HIN is converted to the downside output signal LO controlling downside MOSFET grid end and the high side output signal HO controlling high side MOSFET grid end by gate driver circuit respectively.Fig. 2 is the cut-away view of gate driver circuit (HVIC), wherein the high side control signal HIND(after input logic unit is generally 5V territory by high-voltage level shifters by high side drive circuit) convert high side control signal to, and then drive high side power device.Because the power supply of high side drive circuit derives from bootstrap capacitor, so have higher requirements to power consumption size.In order to reduce the power consumption of level translator, common way adopts pulse to latch (pulse-latch) level shifting circuit exactly.It is by edge pulse-generating circuit, high voltage level change-over circuit and RS latch three part composition.Edge pulse-generating circuit detects its rising edge inputting high side control signal HIND and trailing edge, and export set SET pulse signal and reset RESET pulse signal, as shown in Figure 3, according to rising edge and the trailing edge of high side control signal HIND, produce corresponding set SET pulse signal and reset RESET pulse signal respectively, then, SET pulse signal and reset RESET pulse signal, respectively through after high voltage level change-over circuit, revert to control signal after delivering to RS latch.
Traditional edge pulse-generating circuit obtains set SET pulse signal and reset RESET pulse signal after input signal being done to simple delay and logical process.This edge pulse-generating circuit can correctly respond the input signal of normal width, but for the burst pulse caused by system noise or control algolithm etc., even ultra-narrow input pulse cannot correctly respond.As shown in Figure 4, when the input pulse width of high side control signal HIND is lower than certain value, edge pulse-detecting circuit only exports set SET pulse signal.Due to the RESET pulse signal that do not reset, so RS latch cannot normal reset, thus cause high side to output signal HO output always for high, if now low side control signal LIND input is uprised by low, downside output signal LO exports and becomes height simultaneously, high side MOSFET and downside MOSFET conducting simultaneously, the through current of moment can cause fatal damage to MOSFET and system, the reliability of influential system.In order to solve the problem, existing way increases noise filter circuit or RC filter at the input of circuit, but simply increase filter, cannot tackle the problem at its root.
Summary of the invention
Technical problem to be solved by this invention is to provide a kind of Intelligent Power Module high reliability edge pulse-generating circuit, based on brand-new circuit design framework, the high side control signal of any pulse duration can be applicable to, can stablize and accurately produce and export the set SET pulse signal corresponding with high side control signal and reset RESET pulse signal.
The present invention is in order to solve the problems of the technologies described above by the following technical solutions: the present invention devises a kind of Intelligent Power Module high reliability edge pulse-generating circuit, according to the high side control signal exported by input logic unit in Intelligent Power Module, export the set SET pulse signal corresponding to each rising edge of high side control signal respectively, and correspond to the reset RESET pulse signal of each trailing edge of high side control signal; This high reliability edge pulse-generating circuit comprises the edge sense circuit, delay generation circuit and the pulse-generating circuit that are connected successively; Wherein, the input of edge sense circuit receives high side control signal, for detecting rising edge and the trailing edge of high side control signal, produce and export the high side high level effective impulse corresponding with each rising edge in the control signal of high side, trailing edge, then, postpone to produce the input of circuit to be connected with the output of edge sense circuit, receive the high side high level effective impulse exported by edge sense circuit, for exporting the high side monolateral delay low level pulse corresponding with each high level in the high level effective impulse of high side; One of them input of pulse-generating circuit is connected with the output postponing to produce circuit, receive the monolateral delay low level pulse in high side, another input of pulse-generating circuit receives high side control signal, and pulse-generating circuit is according to logical combination relation corresponding between high side control signal with the monolateral delay in high side low level pulse, produce respectively and export the set SET pulse signal corresponding to each rising edge of high side control signal, and corresponding to the reset RESET pulse signal of each trailing edge of high side control signal.
As a preferred technical solution of the present invention: described edge sense circuit comprises delay circuit and XOR gate B1, wherein, the input of edge sense circuit is connected with the input of delay circuit, an input of XOR gate B1 respectively; Another input of XOR gate B1 is connected with the output of delay circuit, and the output of XOR gate B1 is as the output of edge sense circuit.
As a preferred technical solution of the present invention: described delay circuit comprises the buffer A2, the buffer A3 that connect successively, wherein, the input of buffer A2, as the input of delay circuit, is connected with the input of described edge sense circuit; The output of buffer A2 is connected with the input of buffer A3, the output of buffer A3 as delay circuit output, be connected with another input of described XOR gate B1.
As a preferred technical solution of the present invention: described delay produces circuit and comprises reference current source Iref, switch MOS pipe MN1, electric capacity C1, comparator Comp1 and buffer A1, one end of reference current source Iref is connected with the positive source in Intelligent Power Module, and the other end of reference current source Iref is connected with the drain electrode of switch MOS pipe MN1, the positive input of comparator Comp1, one end of electric capacity C1 respectively; The grid of switch MOS pipe MN1 is as postponing the input producing circuit, be connected with the output of edge sense circuit, receive the high side high level effective impulse exported by edge sense circuit, the source electrode of switch MOS pipe MN1 is connected with the other end of electric capacity C1 and ground connection; The reverse input end of comparator Comp1 connects reference voltage, the output of comparator Comp1 is connected with the input of buffer A1, the output of buffer A1 produces circuit output end as delay, exports the high side monolateral delay low level pulse corresponding with each high level in the high level effective impulse of high side.
As a preferred technical solution of the present invention: described pulse-generating circuit comprises NOR gate D1, NOR gate D2 and not gate E1; Wherein, pulse-generating circuit receives from the described input postponing the monolateral delay low level pulse in high side producing circuit, and one of them input of AND OR NOT gate D1, one of them input of NOR gate D2 are connected respectively; Pulse-generating circuit receives the input of described high side control signal, and another input of AND OR NOT gate D1, the input of not gate E1 are connected respectively; Another input of the output AND OR NOT gate D2 of not gate E1 is connected; The output of NOR gate D1, as one of them output of pulse-generating circuit, exports reset RESET pulse signal; The output of NOR gate D2, as another output of pulse-generating circuit, exports set SET pulse signal.
The present invention a kind of Intelligent Power Module high reliability edge described above pulse-generating circuit, adopt above technical scheme compared with prior art, there is following technique effect: the present invention designs a kind of Intelligent Power Module high reliability edge pulse-generating circuit, based on brand-new circuit design framework, the high side control signal of any pulse duration can be applicable to, no matter input signal is normal pulse-width, or burst pulse, or even Ultra-short pulse, the normal output of reset RESET pulse signal can be guaranteed, fundamentally solve the high side caused by burst pulse input signal and output signal the problem that cannot reset, reduce the security risk that high and low side MOSFET is straight-through, effectively ensure that the stability of each module work in applied Intelligent Power Module, moreover, high reliability edge pulse-generating circuit designed by the present invention, structure is simple, solve traditional edge pulse-generating circuit to the restriction of input pulse width, and then the multi-stage noise filter circuit saved in signal transmission path, reduce the transmission delay of signal, improve operating switch frequency.
Accompanying drawing explanation
Fig. 1 is the cut-away view of three-phase intelligent power model;
Fig. 2 is the cut-away view of gate driver circuit;
Fig. 3 is sequential chart under the normal input signal of traditional edge pulse-generating circuit;
Fig. 4 is sequential chart under the narrow width input signal of traditional edge pulse-generating circuit;
Fig. 5 is the high-level schematic functional block diagram that the present invention designs Intelligent Power Module high reliability edge pulse-generating circuit;
Fig. 6 is the schematic diagram that the present invention designs edge sense circuit in Intelligent Power Module high reliability edge pulse-generating circuit;
Fig. 7 is that the present invention designs in Intelligent Power Module high reliability edge pulse-generating circuit the schematic diagram postponing to produce circuit;
Fig. 8 is the schematic diagram that the present invention designs pulse-generating circuit in Intelligent Power Module high reliability edge pulse-generating circuit;
Fig. 9 designs sequential chart under Intelligent Power Module high reliability edge pulse-generating circuit under normal input signal based on the present invention;
Figure 10 designs sequential chart under Intelligent Power Module high reliability edge pulse-generating circuit under narrow width input signal based on the present invention;
Figure 11 designs sequential chart under Intelligent Power Module high reliability edge pulse-generating circuit under ultra-narrow width input signal based on the present invention.
Embodiment
Below in conjunction with Figure of description, the specific embodiment of the present invention is described in further detail.
As shown in Figure 5, a kind of Intelligent Power Module high reliability edge pulse-generating circuit designed by the present invention, in the middle of actual application, according to the high side control signal HIND exported by input logic unit in Intelligent Power Module, export the set SET pulse signal corresponding to each rising edge of high side control signal HIND respectively, and correspond to the reset RESET pulse signal of each trailing edge of high side control signal HIND, this high reliability edge pulse-generating circuit comprises the edge sense circuit, delay generation circuit and the pulse-generating circuit that are connected successively, wherein, as shown in Figure 6, edge sense circuit comprises delay circuit and XOR gate B1, and delay circuit comprises the buffer A2, the buffer A3 that connect successively, wherein, the input of buffer A2 is as the input of delay circuit, and the output of buffer A2 is connected with the input of buffer A3, and the output of buffer A3 is as the output of delay circuit, the input of edge sense circuit is connected with the input of delay circuit, an input of XOR gate B1 respectively, another input of XOR gate B1 is connected with the output of delay circuit, and the output of XOR gate B1 is as the output of edge sense circuit, the input of edge sense circuit receives high side control signal HIND, based on above-mentioned project organization, detect rising edge and the trailing edge of high side control signal HIND, produce and export and each rising edge on high side control signal HIND, the high side high level effective impulse EG that trailing edge is corresponding, then, as shown in Figure 7, postpone to produce circuit and comprise reference current source Iref, switch MOS pipe MN1, electric capacity C1, comparator Comp1 and buffer A1, one end of reference current source Iref is connected with the positive source in Intelligent Power Module, the other end of reference current source Iref respectively with the drain electrode of switch MOS pipe MN1, the positive input of comparator Comp1, one end of electric capacity C1 is connected, the grid of switch MOS pipe MN1 is as postponing the input producing circuit, be connected with the output of edge sense circuit, the source electrode receiving high side high level effective impulse EG, the switch MOS pipe MN1 exported by edge sense circuit is connected with the other end of electric capacity C1 and ground connection VSS, the reverse input end of comparator Comp1 connects reference voltage V ref, the output of comparator Comp1 is connected with the input of buffer A1, the output of buffer A1 produces circuit output end as delay, exports the high side monolateral delay low level pulse DL corresponding with each high level on high side high level effective impulse EG, as shown in Figure 8, one of them input of pulse-generating circuit is connected with the output postponing to produce circuit, receive high side monolateral delay low level pulse DL, another input of pulse-generating circuit receives high side control signal HIND, and pulse-generating circuit is according to logical combination relation corresponding between high side control signal HIND with the monolateral delay in high side low level pulse DL, produce respectively and export the set SET pulse signal corresponding to each rising edge of high side control signal HIND, and corresponding to the reset RESET pulse signal of each trailing edge of high side control signal HIND, wherein, pulse-generating circuit comprises NOR gate D1, NOR gate D2 and not gate E1, pulse-generating circuit receives the input that self-dalay produces the high side monolateral delay low level pulse DL of circuit, and one of them input of AND OR NOT gate D1, one of them input of NOR gate D2 are connected respectively, pulse-generating circuit receives the input of described high side control signal HIND, and another input of AND OR NOT gate D1, the input of not gate E1 are connected respectively, another input of the output AND OR NOT gate D2 of not gate E1 is connected, the output of NOR gate D1, as one of them output of pulse-generating circuit, exports reset RESET pulse signal, the output of NOR gate D2 is as another output of pulse-generating circuit, export set SET pulse signal, wherein, the width of set SET pulse signal and reset RESET pulse signal depends on the electric capacity C1, the reference current source Iref and reference voltage V ref that postpone in generation circuit.
The Intelligent Power Module high reliability edge pulse-generating circuit of technique scheme design, based on brand-new circuit design framework, the high side control signal of any pulse duration can be applicable to, no matter input signal is normal pulse-width, or burst pulse, or even Ultra-short pulse, the normal output of reset RESET pulse signal can be guaranteed, fundamentally solve the high side caused by burst pulse input signal and output signal the problem that cannot reset, reduce the security risk that high and low side MOSFET is straight-through, effectively ensure that the stability of each module work in applied Intelligent Power Module, moreover, high reliability edge pulse-generating circuit designed by the present invention, structure is simple, solve traditional edge pulse-generating circuit to the restriction of input pulse width, and then the multi-stage noise filter circuit saved in signal transmission path, reduce the transmission delay of signal, improve operating switch frequency.
The Intelligent Power Module high reliability edge pulse-generating circuit structure of technique scheme specific design, in the application work of reality, edge sense circuit detects rising edge and the trailing edge of high side control signal HIND, and export very narrow high side high level effective impulse EG when high side control signal HIND rising edge and trailing edge arrive, being used for control lag to produce in circuit reference current source Iref to the discharge and recharge of electric capacity C1, the magnitude of voltage of electric capacity C1 and the reference voltage V ref received by rear class comparator Comp1 make comparisons, the high side monolateral delay low level pulse DL produced, final pulse produces circuit according to the logical combination relation between the monolateral delay in high side low level pulse DL and high side control signal HIND, produce respectively and export the set SET pulse signal corresponding to each rising edge of high side control signal HIND, and correspond to the reset RESET pulse signal of each trailing edge of high side control signal HIND.As shown in Figure 9, if the width tw of high side control signal HIND is much larger than tp, edge sense circuit is for the rising and falling edges of high side control signal HIND, export high side high level effective impulse EG, when high side high level effective impulse EG is high, postpone to produce the switch MOS pipe MN1 conducting in circuit, electric capacity C1 is discharged, the voltage of node VC is 0V, and the monolateral delay in high side low level pulse DL exports low.When high side high level effective impulse EG becomes low by height, switch MOS pipe MN1 closes, reference current source Iref charges to electric capacity C1, and the voltage of node VC raises, and the charging interval depends on the low level width between high side high level effective impulse EG two high impulses.When the voltage of node VC exceedes the reference voltage V ref that comparator Comp1 receives, the monolateral delay in high side low level pulse DL exports and is uprised by low; The low level width tp of high side monolateral delay low level pulse DL is exactly the width of our set SET pulse signal of requiring and reset RESET pulse signal.The voltage of node VC, until when the high level of next high side high level effective impulse EG arrives, just can be set to 0V again, then again waits for the low level arrival of high side high level effective impulse EG and the charging to electric capacity C1; Pulse-generating circuit exports set SET pulse signal and the reset RESET pulse signal of our requirement.
As shown in Figure 10, when the width tw of high side control signal HIND is enough little, when being even less than the set SET pulse signal and the width tp of reset RESET pulse signal that we require, edge sense circuit is for the rising and falling edges of high side control signal HIND, export continuous high side high level effective impulse EG, due to high side high level effective impulse EG two high level pulses between low level width narrow, electric capacity C1 on node VC does not charge completely, the reference voltage V ref that VC voltage receives lower than comparator Comp1.The pulse duration of the set SET pulse signal width that pulse-generating circuit exports and high side control signal HIND is basically identical, but the reset RESET pulse signal width exported then keeps the width tp meeting our requirement.Doing so avoids and only have set SET pulse signal, and the very narrow situation about even not having of the RESET pulse signal that resets, also just fundamentally reduce the risk of high side and downside MOSFET conducting simultaneously.
As shown in figure 11, under worse condition, if the width tw of high side control signal HIND is even less than the width of the output high side high level effective impulse EG of edge sense circuit, because high side control signal HIND width is too little, edge sense circuit correctly cannot identify high side control signal HIND rising edge and trailing edge, and it is basically identical with the high side control signal HIND of input that it exports high side high level effective impulse EG.High side high level effective impulse EG control lag produces circuit breaker in middle metal-oxide-semiconductor MN1 to the discharge and recharge of electric capacity C1.SET pulse signal and the high side control signal HIND of pulse-generating circuit output are basically identical, but the reset RESET pulse signal width exported then keeps the width tp meeting our requirement.Doing so avoids and only have set SET pulse signal, and the very narrow situation about even not having of the RESET pulse signal that resets, also just fundamentally reduce the risk of high side and downside MOSFET conducting simultaneously.
By reference to the accompanying drawings embodiments of the present invention are explained in detail above, but the present invention is not limited to above-mentioned execution mode, in the ken that those of ordinary skill in the art possess, can also makes a variety of changes under the prerequisite not departing from present inventive concept.
Claims (5)
1. an Intelligent Power Module high reliability edge pulse-generating circuit, according to the high side control signal exported by input logic unit in Intelligent Power Module, export the set SET pulse signal corresponding to each rising edge of high side control signal respectively, and correspond to the reset RESET pulse signal of each trailing edge of high side control signal; It is characterized in that: this high reliability edge pulse-generating circuit comprises the edge sense circuit, delay generation circuit and the pulse-generating circuit that are connected successively; Wherein, the input of edge sense circuit receives high side control signal, for detecting rising edge and the trailing edge of high side control signal, produce and export the high side high level effective impulse corresponding with each rising edge in the control signal of high side, trailing edge, then, postpone to produce the input of circuit to be connected with the output of edge sense circuit, receive the high side high level effective impulse exported by edge sense circuit, for exporting the high side monolateral delay low level pulse corresponding with each high level in the high level effective impulse of high side; One of them input of pulse-generating circuit is connected with the output postponing to produce circuit, receive the monolateral delay low level pulse in high side, another input of pulse-generating circuit receives high side control signal, and pulse-generating circuit is according to logical combination relation corresponding between high side control signal with the monolateral delay in high side low level pulse, produce respectively and export the set SET pulse signal corresponding to each rising edge of high side control signal, and corresponding to the reset RESET pulse signal of each trailing edge of high side control signal.
2. a kind of Intelligent Power Module high reliability edge pulse-generating circuit according to claim 1, it is characterized in that: described edge sense circuit comprises delay circuit and XOR gate B1, wherein, the input of edge sense circuit is connected with the input of delay circuit, an input of XOR gate B1 respectively; Another input of XOR gate B1 is connected with the output of delay circuit, and the output of XOR gate B1 is as the output of edge sense circuit.
3. a kind of Intelligent Power Module high reliability edge pulse-generating circuit according to claim 2, it is characterized in that: described delay circuit comprises the buffer A2, the buffer A3 that connect successively, wherein, the input of buffer A2, as the input of delay circuit, is connected with the input of described edge sense circuit; The output of buffer A2 is connected with the input of buffer A3, the output of buffer A3 as delay circuit output, be connected with another input of described XOR gate B1.
4. a kind of Intelligent Power Module high reliability edge pulse-generating circuit according to claim 1, it is characterized in that: described delay produces circuit and comprises reference current source Iref, switch MOS pipe MN1, electric capacity C1, comparator Comp1 and buffer A1, one end of reference current source Iref is connected with the positive source in Intelligent Power Module, and the other end of reference current source Iref is connected with the drain electrode of switch MOS pipe MN1, the positive input of comparator Comp1, one end of electric capacity C1 respectively; The grid of switch MOS pipe MN1 is as postponing the input producing circuit, be connected with the output of edge sense circuit, receive the high side high level effective impulse exported by edge sense circuit, the source electrode of switch MOS pipe MN1 is connected with the other end of electric capacity C1 and ground connection; The reverse input end of comparator Comp1 connects reference voltage, the output of comparator Comp1 is connected with the input of buffer A1, the output of buffer A1 produces circuit output end as delay, exports the high side monolateral delay low level pulse corresponding with each high level in the high level effective impulse of high side.
5. a kind of Intelligent Power Module high reliability edge pulse-generating circuit according to claim 1, is characterized in that: described pulse-generating circuit comprises NOR gate D1, NOR gate D2 and not gate E1; Wherein, pulse-generating circuit receives from the described input postponing the monolateral delay low level pulse in high side producing circuit, and one of them input of AND OR NOT gate D1, one of them input of NOR gate D2 are connected respectively; Pulse-generating circuit receives the input of described high side control signal, and another input of AND OR NOT gate D1, the input of not gate E1 are connected respectively; Another input of the output AND OR NOT gate D2 of not gate E1 is connected; The output of NOR gate D1, as one of them output of pulse-generating circuit, exports reset RESET pulse signal; The output of NOR gate D2, as another output of pulse-generating circuit, exports set SET pulse signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510446658.XA CN105007062B (en) | 2015-07-28 | 2015-07-28 | A kind of SPM high reliability edge pulse-generating circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510446658.XA CN105007062B (en) | 2015-07-28 | 2015-07-28 | A kind of SPM high reliability edge pulse-generating circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105007062A true CN105007062A (en) | 2015-10-28 |
| CN105007062B CN105007062B (en) | 2018-02-23 |
Family
ID=54379606
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510446658.XA Active CN105007062B (en) | 2015-07-28 | 2015-07-28 | A kind of SPM high reliability edge pulse-generating circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105007062B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105811923A (en) * | 2016-02-29 | 2016-07-27 | 中国电子科技集团公司第五十八研究所 | Clock duty ratio adjusting circuit |
| CN107835000A (en) * | 2017-12-08 | 2018-03-23 | 成都前锋电子仪器有限责任公司 | A kind of output circuit for pulse pattern generator |
| CN110557014A (en) * | 2019-10-16 | 2019-12-10 | 上海沪工焊接集团股份有限公司 | Wide voltage power factor correction circuit |
| CN113556027A (en) * | 2021-06-25 | 2021-10-26 | 上海晶丰明源半导体股份有限公司 | Half-bridge drive circuit and system |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5672990A (en) * | 1996-01-26 | 1997-09-30 | United Microelectronics Corporation | Edge-trigger pulse generator |
| US20020024880A1 (en) * | 2000-08-25 | 2002-02-28 | Micron Technology, Inc. | Clock generation circuits |
| KR100392337B1 (en) * | 2001-01-03 | 2003-07-22 | 주식회사 효성 | A circuits for generating minimum on/of pulse width |
| CN1808907A (en) * | 2004-12-22 | 2006-07-26 | 三星电子株式会社 | Phase-locked loops and its method, phase frequency detector and its method |
| CN1925387A (en) * | 2005-08-29 | 2007-03-07 | 中兴通讯股份有限公司 | Data clock recovery circuit |
| CN102037642A (en) * | 2008-05-21 | 2011-04-27 | 硅实验室公司 | Predictive feedback compensation for PWM switching amplifiers |
| CN204794929U (en) * | 2015-07-28 | 2015-11-18 | 周海波 | Intelligence power module high reliability border pulse -generating circuit |
-
2015
- 2015-07-28 CN CN201510446658.XA patent/CN105007062B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5672990A (en) * | 1996-01-26 | 1997-09-30 | United Microelectronics Corporation | Edge-trigger pulse generator |
| US20020024880A1 (en) * | 2000-08-25 | 2002-02-28 | Micron Technology, Inc. | Clock generation circuits |
| KR100392337B1 (en) * | 2001-01-03 | 2003-07-22 | 주식회사 효성 | A circuits for generating minimum on/of pulse width |
| CN1808907A (en) * | 2004-12-22 | 2006-07-26 | 三星电子株式会社 | Phase-locked loops and its method, phase frequency detector and its method |
| CN1925387A (en) * | 2005-08-29 | 2007-03-07 | 中兴通讯股份有限公司 | Data clock recovery circuit |
| CN102037642A (en) * | 2008-05-21 | 2011-04-27 | 硅实验室公司 | Predictive feedback compensation for PWM switching amplifiers |
| CN204794929U (en) * | 2015-07-28 | 2015-11-18 | 周海波 | Intelligence power module high reliability border pulse -generating circuit |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105811923A (en) * | 2016-02-29 | 2016-07-27 | 中国电子科技集团公司第五十八研究所 | Clock duty ratio adjusting circuit |
| CN105811923B (en) * | 2016-02-29 | 2018-05-04 | 中国电子科技集团公司第五十八研究所 | A kind of clock duty cycle adjustment circuit |
| CN107835000A (en) * | 2017-12-08 | 2018-03-23 | 成都前锋电子仪器有限责任公司 | A kind of output circuit for pulse pattern generator |
| CN107835000B (en) * | 2017-12-08 | 2024-02-06 | 成都前锋电子仪器有限责任公司 | Output circuit for pulse code pattern generator |
| CN110557014A (en) * | 2019-10-16 | 2019-12-10 | 上海沪工焊接集团股份有限公司 | Wide voltage power factor correction circuit |
| CN113556027A (en) * | 2021-06-25 | 2021-10-26 | 上海晶丰明源半导体股份有限公司 | Half-bridge drive circuit and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105007062B (en) | 2018-02-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103762969B (en) | A kind of high-voltage side gate drive circuit of anti-noise jamming | |
| CN101677240B (en) | Isolated gate bipolar transistor driving circuit | |
| CN103795260A (en) | Non-complementary flyback active clamp converter | |
| CN104093250B (en) | A kind of open circuit over-pressure safety device for LED drive circuit | |
| CN105007062A (en) | High-reliability edge pulse generating circuit of intelligent power module | |
| CN102780384A (en) | High-performance low-cost IGBT (Insulated Gate Bipolar Translator) negative pressure bootstrap drive circuit | |
| CN105048791A (en) | Power tube control system and external power tube driving circuit for switching power supply | |
| CN102148614B (en) | Pulse-generating circuit and method, reference voltage produce and promote circuit and method | |
| CN103633820A (en) | IGBT (insulated gate bipolar transistor) parallel current sharing circuit | |
| CN102843023A (en) | Controlling circuit of transistor | |
| CN103107803B (en) | The displacement of pulse high voltage level and upper tube drive circuit and control method thereof | |
| CN103066972B (en) | Power-on reset circuit with global enabling pulse control automatic reset function | |
| CN105226919A (en) | A kind of soft-sphere model method of power MOSFET and circuit | |
| CN105048790A (en) | Power tube control system and drive circuit for driving external power tube | |
| CN101667781A (en) | Self-adaptive driving circuit of active clamping switch tube | |
| CN202798435U (en) | High-performance and low-cost IGBT negative voltage bootstrap drive circuit | |
| CN107592013A (en) | Control circuit and method applied to bootstrap capacitor power loss recovery in DC DC converters | |
| CN107493016A (en) | A kind of control method and circuit of asymmetrical half-bridge circuit of reversed excitation | |
| CN111562430B (en) | Zero current detection system | |
| CN101170278B (en) | A bridge soft shutdown circuit | |
| CN104767506A (en) | Fault feedback and processing circuit and method for IGBT | |
| CN103208980B (en) | A kind of window voltage comparison means | |
| CN204794929U (en) | Intelligence power module high reliability border pulse -generating circuit | |
| CN203933357U (en) | A kind of metal-oxide-semiconductor drive circuit for fast detecting equipment | |
| CN101783582B (en) | Single-input dual-output pulse-width modulation signal generating circuit with adjustable dead time |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20160706 Address after: 100020, No. 3, 1 gate, No. 102, 1 North Hospital, eight Li Li village, Beijing, Chaoyang District Applicant after: Jin Xuecheng Address before: 702, room 210011, block A, No. 611, Gulou, Nanjing, Zhongshan North Road, Jiangsu Applicant before: Zhou Haibo |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20210203 Address after: 100094 Room 601, unit 3, 6 / F, building 2, yard 9, FengHao East Road, Haidian District, Beijing Patentee after: Beijing Weihao integrated circuit design Co.,Ltd. Address before: 100020 Beijing Chaoyang District eight Li Zhuang Bei Li 1 hospital 3 Building 1 door 102. Patentee before: Jin Xuecheng |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 100094 Room 601, unit 3, 6 / F, building 2, yard 9, FengHao East Road, Haidian District, Beijing Patentee after: Howell analog integrated circuit (Beijing) Co.,Ltd. Address before: 100094 Room 601, unit 3, 6 / F, building 2, yard 9, FengHao East Road, Haidian District, Beijing Patentee before: Beijing Weihao integrated circuit design Co.,Ltd. |