CN105005645A - Method and apparatus for carrying out statistics on coverage rate - Google Patents

Method and apparatus for carrying out statistics on coverage rate Download PDF

Info

Publication number
CN105005645A
CN105005645A CN201510373574.8A CN201510373574A CN105005645A CN 105005645 A CN105005645 A CN 105005645A CN 201510373574 A CN201510373574 A CN 201510373574A CN 105005645 A CN105005645 A CN 105005645A
Authority
CN
China
Prior art keywords
register
code
covered
point
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510373574.8A
Other languages
Chinese (zh)
Other versions
CN105005645B (en
Inventor
李拓
童元满
李仁刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Beijing Electronic Information Industry Co Ltd
Original Assignee
Inspur Beijing Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Beijing Electronic Information Industry Co Ltd filed Critical Inspur Beijing Electronic Information Industry Co Ltd
Priority to CN201510373574.8A priority Critical patent/CN105005645B/en
Publication of CN105005645A publication Critical patent/CN105005645A/en
Application granted granted Critical
Publication of CN105005645B publication Critical patent/CN105005645B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

The present invention discloses a method and an apparatus for carrying out statistics on a coverage rate. The method comprises: detection logics for detecting coverage conditions of points to be covered and registers for storing detection results are respectively added in a code for each point to be covered in the code; after the code is executed, the detection logics detect the coverage conditions of the corresponding points to be covered and when coverage of the corresponding points to be covered is detected, the points to be covered are recorded into the corresponding registers until execution of the code is completed; and a register value of the register corresponding to each point to be covered is respectively read and the read register values are subjected to statistical analysis to generate a coverage result of the code. According to the present invention, on the premise of ensuring structure and function implementation of a chip, the added detection logics and registers enable statistics of the coverage rate not to depend on stability of a code version and not to be sensitive for change of the code version; and the method and the apparatus can be flexibly applied to the initial and medium-term phases of code design and enable the verification work to be effectively developed as early as possible.

Description

A kind of statistical method of coverage rate and device
Technical field
The present invention relates to computer technology, espespecially a kind of statistical method of coverage rate and device.
Background technology
Along with the development of technology and application, the complexity of chip design on the one hand improves constantly, and more and more stricter to the requirement of chip R&D cycle on the other hand, this just requires to carry out as early as possible and efficiently for the various checking needs of work of chip.Corresponding, as the important indicator weighing the abundant degree of checking, the statistics and analysis of coverage rate is for control proving period and improve verification efficiency, has very important meaning.
Coverage rate statistics is traditionally that the coverage rate statistical function utilizing emulation tool (as VCS, IES etc.) to carry checks code coverage.But there is two problems in such mode, one be for Multi simulation running coverage rate result merge need code release consistent, but at Code Design initial stage and mid-term stage, because design code is also among constantly debugging is revised, the stable release of full chip code is difficult to realize; Two is that such coverage rate statistics only can be used among simulating, verifying, and the FPGA checking used for the ultra-large chip needs of checking now cannot use.
Summary of the invention
In order to solve the problems of the technologies described above, the invention provides a kind of statistical method and device of coverage rate, the statistics of coverage rate can be made to be no longer dependent on the stable of code release, no longer responsive to the variation of code release.
In order to reach the object of the invention, the invention provides a kind of statistical method of coverage rate, comprising:
The detection logic of coverage condition and the register for preserving testing result added for detecting point to be covered each to be covered in described code is respectively in code;
After described code starts execution, the coverage condition of the point to be covered that described detection logic detection is corresponding, when detecting that corresponding point to be covered is capped, is recorded in corresponding register, until described code is finished;
Read the register value of each corresponding register to be covered respectively, statistical study is carried out to the register value read, generates the covering result of described code.
Further, described method also comprises:
After the interpolation each to be covered being respectively described code in code detects logic and register, for described detection logic and register add for controlling the gauge tap whether compiled described detection logic and register;
When compiling described code, judging the state of described gauge tap, if described gauge tap is opened, then described detection logic and register being compiled; Otherwise, described detection logic and register are not compiled.
Further, described method also comprises:
Before the interpolation each to be covered being respectively described code in code detects logic and register, the execution environment of described code is assessed, determines the quantity of detection logic and the register that can support, select point to be covered according to this quantity.
Further, the described register value to reading carries out statistical study, comprising:
According to the implication of predefined described register value, register value is converted into capped number of times, obtains the capped number of times of each point to be covered.
Further, described method also comprises:
Before the interpolation each to be covered being respectively described code in code detects logic and register, need according to the detection of the capped number of times of point to be covered the figure place configuring described register.
Further, a kind of statistic device of coverage rate, comprising: dispensing unit, detecting unit and statistic unit, wherein:
Described dispensing unit, for being respectively the detection logic of coverage condition and the register for preserving testing result added for detecting point to be covered each to be covered in described code in code;
Described detecting unit, for start execution at described code after, runs the coverage condition of point to be covered corresponding to described detection logic detection, when detecting that corresponding point to be covered is capped, is recorded in corresponding register, until described code is finished;
Described statistic unit, for reading the register value of each corresponding register to be covered respectively, carrying out statistical study to the register value read, generating the covering result of described code.
Further, described device also comprises control module and compilation unit, wherein:
Described control module, after interpolation each to be covered for being respectively described code in code at described dispensing unit detects logic and register, for described detection logic and register add for controlling the gauge tap whether compiled described detection logic and register;
Described compilation unit, for when compiling described code, judges the state of described gauge tap, if described gauge tap is opened, then compiles described detection logic and register; Otherwise, described detection logic and register are not compiled.
Further, described device also comprises selection unit, wherein:
Described selection unit, before interpolation each to be covered for being respectively described code in code at described dispensing unit detects logic and register, the execution environment of described code is assessed, determine the quantity of detection logic and the register that can support, select point to be covered according to this quantity.
Further, described statistic unit carries out statistical study to the register value read, and comprising:
According to the implication of predefined described register value, register value is converted into capped number of times, obtains the capped number of times of each point to be covered.
Further, described dispensing unit, before the interpolation each to be covered also for being respectively described code in code detects logic and register, needs according to the detection of the capped number of times of point to be covered the figure place configuring described register.
Compared with prior art, present invention resides in code as each interpolation to be covered detects logic and corresponding register carries out coverage rate statistics, ensureing under the prerequisite that the 26S Proteasome Structure and Function of chip realizes, the detection logic of adding and register make the statistics of coverage rate, be no longer dependent on the stable of code release, no longer responsive to the variation of code release, initial stage and the mid-term stage of Code Design can be applied to flexibly, checking work is efficiently carried out as soon as possible.
Further, the 26S Proteasome Structure and Function that detection logic and register by can guarantee interpolation for detection logic and register interpolation gauge tap can not affect actual chips realizes.
Further, being, before each interpolation to be covered detects logic and register, the execution environment of code is assessed, selects point to be covered according to the permission of resource in code, can being transplanted to easily as used in FPGA checking.
Other features and advantages of the present invention will be set forth in the following description, and, partly become apparent from instructions, or understand by implementing the present invention.Object of the present invention and other advantages realize by structure specifically noted in instructions, claims and accompanying drawing and obtain.
Accompanying drawing explanation
Accompanying drawing is used to provide the further understanding to technical solution of the present invention, and forms a part for instructions, is used from and explains technical scheme of the present invention, do not form the restriction to technical solution of the present invention with the embodiment one of the application.
Fig. 1 is the process flow diagram of the statistical method of coverage rate of the present invention;
Fig. 2 is the Organization Chart of the statistic device of coverage rate of the present invention;
Fig. 3 is the schematic diagram of the application scenarios of the statistical method of coverage rate of the present invention.
Embodiment
For making the object, technical solutions and advantages of the present invention clearly understand, hereinafter will be described in detail to embodiments of the invention by reference to the accompanying drawings.It should be noted that, when not conflicting, the embodiment in the application and the feature in embodiment can combination in any mutually.
Can perform in the computer system of such as one group of computer executable instructions in the step shown in the process flow diagram of accompanying drawing.Further, although show logical order in flow charts, in some cases, can be different from the step shown or described by order execution herein.
Figure 1 shows that the statistical method of coverage rate of the present invention, comprising:
Step 101: be respectively the detection logic of coverage condition and the register for preserving testing result added for detecting point to be covered each to be covered in code in code;
The present invention can be applied to chip is tested, coverage rate statistics when verifying, also can be in other situations, code is tested, coverage rate statistics when verifying.Such as, for the demand that ultra-large chip emulation is verified, for coverage goal, by adding extra detection logic and register in chip logic, for the coverage condition of the point to be covered in detection of code.
Detect logic and register for each point to be covered adds respectively in the present invention, detection logic and register are added in code, corresponding respective detection logic and register respectively each to be covered in code.Detecting logic for detecting the coverage condition of point to be covered, as number of times etc. that is whether capped, that cover, if covering detected, then corresponding register being set.Register is for preserving testing result.
Point to be covered refers to a Codabar code in code or realizes many Codabar codes of a certain function logic.Needed to determine point to be covered before statistics coverage rate.Before interpolation register, need the detection of the capped number of times of the point to be covered according to correspondence to need to arrange the figure place of register, such as, whether cover if detect single file code, the register of can be set, distinguish with " 0 " and " 1 "; If need the degree of covering of detection of code, then need to arrange multidigit register.
Step 102: after code starts execution, detects the coverage condition of point to be covered corresponding to logic detection, when detecting that corresponding point to be covered is capped, is recorded in corresponding register, until code is finished;
For detection, the checking of chip, complete at chip reset in the present invention, start working (code start perform) time, detect logic to start to detect the coverage condition of point to be covered, detecting and continue to carry out always, when detecting that corresponding point to be covered is capped, being recorded in corresponding register, until code is finished, detection completes.
Step 103: the register value reading each corresponding register to be covered respectively, carries out statistical study, the covering result of generating code to the register value read.
For the situation of chip detection, checking, all registers of chip to self are equipped with access logic, access logic can be provided externally to data-interface in the present invention, directly with the register visiting interpolation, realize the register value reading register; Or, also by the mode setting up scan chain, register can be conducted interviews, reads the register value of register.
Carrying out statistical study to the register value read in the present invention can be implication according to predefined register value, register value is converted into capped number of times, obtains the capped number of times of each point to be covered.On the basis of reading register value, according to the implication that the register value of prior definition represents, carry out statistical study, the binary value by register is converted into and covers report the test intuitively, for assessment of current authentication situation and the checking work instructing next step.
Further, after the interpolation each to be covered being respectively code in code detects logic and register, also add for controlling whether to the gauge tap detecting logic and register and compile for detecting logic and register; When compiling code, judging the state of gauge tap, if gauge tap is opened, then detection logic and register being compiled; Otherwise, detection logic and register are not compiled.
By controlling whether to compile detection logic and register by gauge tap in compiler listing in the present invention, can ensure that the register added only is applied to detection, checking with detection logic, the design of chip can not be affected, 26S Proteasome Structure and Function realizes.The gauge tap of adding can be macro definition switch, can add unified gauge tap, also can add gauge tap respectively to the detection logic of each point to be covered and register to detection logic and register.
Further, before the interpolation each to be covered being respectively code in code detects logic and register, the execution environment of code is assessed, determines the quantity of detection logic and the register that can support, select point to be covered according to this quantity.
Such as, needing to be applied to the situation of (such as FPGA checking) in the more nervous detection of resource, verification environment, needing to carry out certain evaluating and optimizing to related resource, reducing the register number of interpolation as much as possible and detecting logic.
The present invention is considering that the code coverage statistics supported by emulation tool in the detection, checking work of code lacks dirigibility and general applicability, by adding extra register and detect logic in code, check the coverage condition of specific code or function logic, can ensure under the prerequisite that the 26S Proteasome Structure and Function of chip realizes, the detection logic of adding and register, the statistics of coverage rate is made to be no longer dependent on the stable of code release, no longer responsive to the variation of code release.
As shown in Figure 2, present invention also provides a kind of statistic device of coverage rate, comprising: dispensing unit, detecting unit and statistic unit, wherein:
Dispensing unit, for being respectively the detection logic of coverage condition and the register for preserving testing result added for detecting point to be covered each to be covered in code in code.
The present invention can be applied to chip is tested, coverage rate statistics when verifying, also can be in other situations, code is tested, coverage rate statistics when verifying.Such as, for the demand that ultra-large chip emulation is verified, for coverage goal, by adding extra detection logic and register in chip logic, for the coverage condition of the point to be covered in detection of code.
Detect logic and register for each point to be covered adds respectively in the present invention, detection logic and register are added in code, corresponding respective detection logic and register respectively each to be covered in code.Detecting logic for detecting the coverage condition of point to be covered, as number of times etc. that is whether capped, that cover, if covering detected, then corresponding register being set.Register is for preserving testing result.
Point to be covered refers to a Codabar code in code or realizes many Codabar codes of a certain function logic.Needed to determine point to be covered before statistics coverage rate.Before interpolation register, need the detection of the capped number of times of the point to be covered according to correspondence to need to arrange the figure place of register, such as, whether cover if detect single file code, the register of can be set, distinguish with " 0 " and " 1 "; If need the degree of covering of detection of code, then need to arrange multidigit register.
Detecting unit, for start execution at code after, runs the coverage condition detecting point to be covered corresponding to logic detection, when detecting that corresponding point to be covered is capped, is recorded in corresponding register, until code is finished.
For detection, the checking of chip, complete at chip reset in the present invention, start working (code start perform) time, detect logic to start to detect the coverage condition of point to be covered, detecting and continue to carry out always, when detecting that corresponding point to be covered is capped, being recorded in corresponding register, until code is finished, detection completes.
Statistic unit, for reading the register value of each corresponding register to be covered respectively, carries out statistical study, the covering result of generating code to the register value read.
For the situation of chip detection, checking, all registers of chip to self are equipped with access logic, access logic can be provided externally to data-interface in the present invention, directly with the register visiting interpolation, realize the register value reading register; Or, also by the mode setting up scan chain, register can be conducted interviews, reads the register value of register.
Carrying out statistical study to the register value read in the present invention can be implication according to predefined register value, register value is converted into capped number of times, obtains the capped number of times of each point to be covered.On the basis of reading register value, according to the implication that the register value of prior definition represents, carry out statistical study, the binary value by register is converted into and covers report the test intuitively, for assessment of current authentication situation and the checking work instructing next step.
Further, this device also comprises control module and compilation unit, wherein:
Control module, after the interpolation each to be covered for being respectively code in code at dispensing unit detects logic and register, for detection logic and register add for controlling the gauge tap whether compiled detection logic and register;
Compilation unit, for when compiling code, judges the state of gauge tap, if gauge tap is opened, then compiles detection logic and register; Otherwise, detection logic and register are not compiled.
By controlling whether to compile detection logic and register by gauge tap in compiler listing in the present invention, can ensure that the register added only is applied to detection, checking with detection logic, the design of chip can not be affected, 26S Proteasome Structure and Function realizes.The gauge tap of adding can be macro definition switch, can add unified gauge tap, also can add gauge tap respectively to the detection logic of each point to be covered and register to detection logic and register.
Further, this device also comprises selection unit, wherein:
Selection unit, before interpolation each to be covered for being respectively code in code at dispensing unit detects logic and register, the execution environment of code is assessed, determines the quantity of detection logic and the register that can support, select point to be covered according to this quantity.
Statistic unit carries out statistical study to the register value read, and comprising: according to the implication of predefined register value, register value is converted into capped number of times, obtain the capped number of times of each point to be covered.
Such as, needing to be applied to the situation of (such as FPGA checking) in the more nervous detection of resource, verification environment, needing to carry out certain evaluating and optimizing to related resource, reducing the register number of interpolation as much as possible and detecting logic.
The present invention is considering that the code coverage statistics supported by emulation tool in the detection, checking work of code lacks dirigibility and general applicability, by adding extra register and detect logic in code, check the coverage condition of specific code or function logic, can ensure under the prerequisite that the 26S Proteasome Structure and Function of chip realizes, the detection logic of adding and register, the statistics of coverage rate is made to be no longer dependent on the stable of code release, no longer responsive to the variation of code release.
Figure 3 shows that the schematic diagram that application the present invention verifies chip, based on verification platform in Fig. 3, in chip to be verified, detect logic and register for the point each to be covered in chip to be verified adds respectively.Complete at chip reset, start working (code start perform) time, detect logic to start to detect the coverage condition of point to be covered, detect and continue to carry out always, when detecting that corresponding point to be covered is capped, be recorded in corresponding register, until code is finished, detection completes.Afterwards, read the register value of each corresponding register to be covered respectively, statistical study is carried out, the covering result of generating code to the register value read.
Although the embodiment disclosed by the present invention is as above, the embodiment that described content only adopts for ease of understanding the present invention, and be not used to limit the present invention.Those of skill in the art belonging to any the present invention; under the prerequisite not departing from the spirit and scope disclosed by the present invention; any amendment and change can be carried out in the form implemented and details; but scope of patent protection of the present invention, the scope that still must define with appending claims is as the criterion.

Claims (10)

1. a statistical method for coverage rate, is characterized in that, comprising:
The detection logic of coverage condition and the register for preserving testing result added for detecting point to be covered each to be covered in described code is respectively in code;
After described code starts execution, the coverage condition of the point to be covered that described detection logic detection is corresponding, when detecting that corresponding point to be covered is capped, is recorded in corresponding register, until described code is finished;
Read the register value of each corresponding register to be covered respectively, statistical study is carried out to the register value read, generates the covering result of described code.
2. method according to claim 1, is characterized in that, described method also comprises:
After the interpolation each to be covered being respectively described code in code detects logic and register, for described detection logic and register add for controlling the gauge tap whether compiled described detection logic and register;
When compiling described code, judging the state of described gauge tap, if described gauge tap is opened, then described detection logic and register being compiled; Otherwise, described detection logic and register are not compiled.
3. method according to claim 1 and 2, is characterized in that, described method also comprises:
Before the interpolation each to be covered being respectively described code in code detects logic and register, the execution environment of described code is assessed, determines the quantity of detection logic and the register that can support, select point to be covered according to this quantity.
4. method according to claim 1 and 2, is characterized in that, the described register value to reading carries out statistical study, comprising:
According to the implication of predefined described register value, register value is converted into capped number of times, obtains the capped number of times of each point to be covered.
5. method according to claim 1 and 2, is characterized in that, described method also comprises:
Before the interpolation each to be covered being respectively described code in code detects logic and register, need according to the detection of the capped number of times of point to be covered the figure place configuring described register.
6. a statistic device for coverage rate, is characterized in that, comprising: dispensing unit, detecting unit and statistic unit, wherein:
Described dispensing unit, for being respectively the detection logic of coverage condition and the register for preserving testing result added for detecting point to be covered each to be covered in described code in code;
Described detecting unit, for start execution at described code after, runs the coverage condition of point to be covered corresponding to described detection logic detection, when detecting that corresponding point to be covered is capped, is recorded in corresponding register, until described code is finished;
Described statistic unit, for reading the register value of each corresponding register to be covered respectively, carrying out statistical study to the register value read, generating the covering result of described code.
7. device according to claim 6, is characterized in that, described device also comprises control module and compilation unit, wherein:
Described control module, after interpolation each to be covered for being respectively described code in code at described dispensing unit detects logic and register, for described detection logic and register add for controlling the gauge tap whether compiled described detection logic and register;
Described compilation unit, for when compiling described code, judges the state of described gauge tap, if described gauge tap is opened, then compiles described detection logic and register; Otherwise, described detection logic and register are not compiled.
8. the device according to claim 6 or 7, is characterized in that, described device also comprises selection unit, wherein:
Described selection unit, before interpolation each to be covered for being respectively described code in code at described dispensing unit detects logic and register, the execution environment of described code is assessed, determine the quantity of detection logic and the register that can support, select point to be covered according to this quantity.
9. the device according to claim 6 or 7, is characterized in that, described statistic unit carries out statistical study to the register value read, and comprising:
According to the implication of predefined described register value, register value is converted into capped number of times, obtains the capped number of times of each point to be covered.
10. the device according to claim 6 or 7, is characterized in that:
Described dispensing unit, before the interpolation each to be covered also for being respectively described code in code detects logic and register, needs according to the detection of the capped number of times of point to be covered the figure place configuring described register.
CN201510373574.8A 2015-06-30 2015-06-30 A kind of statistical method and device of coverage rate Active CN105005645B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510373574.8A CN105005645B (en) 2015-06-30 2015-06-30 A kind of statistical method and device of coverage rate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510373574.8A CN105005645B (en) 2015-06-30 2015-06-30 A kind of statistical method and device of coverage rate

Publications (2)

Publication Number Publication Date
CN105005645A true CN105005645A (en) 2015-10-28
CN105005645B CN105005645B (en) 2018-10-02

Family

ID=54378321

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510373574.8A Active CN105005645B (en) 2015-06-30 2015-06-30 A kind of statistical method and device of coverage rate

Country Status (1)

Country Link
CN (1) CN105005645B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105738795A (en) * 2016-02-26 2016-07-06 中国科学院计算技术研究所 Overturn coverage rate detection method and device for post-silicon chip verification

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101989311A (en) * 2010-09-03 2011-03-23 王振国 Simulate coverage rate statistical method and device based on hardware
US20130212564A1 (en) * 2012-02-14 2013-08-15 Alibaba Group Holding Limited Code coverage rate determination method and system
CN103365771A (en) * 2012-04-10 2013-10-23 阿里巴巴集团控股有限公司 Method and equipment for obtaining code coverage rate
CN103699476A (en) * 2012-09-27 2014-04-02 腾讯科技(深圳)有限公司 Coverage rate testing method and system
CN104063321A (en) * 2014-06-27 2014-09-24 北京控制工程研究所 Test verifying system and test verifying method for microblaze soft-core program

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101989311A (en) * 2010-09-03 2011-03-23 王振国 Simulate coverage rate statistical method and device based on hardware
US20130212564A1 (en) * 2012-02-14 2013-08-15 Alibaba Group Holding Limited Code coverage rate determination method and system
CN103365771A (en) * 2012-04-10 2013-10-23 阿里巴巴集团控股有限公司 Method and equipment for obtaining code coverage rate
CN103699476A (en) * 2012-09-27 2014-04-02 腾讯科技(深圳)有限公司 Coverage rate testing method and system
CN104063321A (en) * 2014-06-27 2014-09-24 北京控制工程研究所 Test verifying system and test verifying method for microblaze soft-core program

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105738795A (en) * 2016-02-26 2016-07-06 中国科学院计算技术研究所 Overturn coverage rate detection method and device for post-silicon chip verification
CN105738795B (en) * 2016-02-26 2018-10-09 中国科学院计算技术研究所 A kind of overturning coverage rate detection method and device for chip checking after silicon

Also Published As

Publication number Publication date
CN105005645B (en) 2018-10-02

Similar Documents

Publication Publication Date Title
CN102419728B (en) Method for determining software test process sufficiency based on coverage rate quantitative indicators
US8402438B1 (en) Method and system for generating verification information and tests for software
CN110046089B (en) Intelligent contract testing method based on path coverage sufficiency criterion
CN103389939B (en) A kind of detection method for the controlled distribution leak of heap and system
US20080028378A1 (en) Utilizing prior usage data for software build optimization
CN107329889B (en) Method for automatically testing C compiler
CN102508780A (en) Crossed dynamic software testing method and device
CN106155903B (en) Apparatus and method for system design verification
CN104156311B (en) A kind of embedded type C language target code level unit test method based on CPU emulator
US9558103B2 (en) System and method to indicate code block execution
CN100405323C (en) Method for realizing supporting of EJTAG detection in instruction grade random detection
US9058427B2 (en) Iterative generation of symbolic test drivers for object-oriented languages
CN114325333A (en) High-efficiency normalized SOC (system on chip) system level verification method and device
CN103218297A (en) Screening method and device of test data
Chalupa et al. Symbiotic 3: New Slicer and Error-Witness Generation: (Competition Contribution)
CN103365772B (en) Software test automatic evaluation device and method
CN105005645A (en) Method and apparatus for carrying out statistics on coverage rate
CN117592050A (en) Source code vulnerability detection method and system
CN110955605A (en) Method for verifying single step dynamic execution by CPU
CN105117332A (en) Stack overflow position detection method
CN109739760B (en) Code debugging test method and device and storage medium
CN115658507A (en) Analysis system for real-time embedded software source code coverage rate
Matsubara et al. Model checking with program slicing based on variable dependence graphs
Jin et al. Fault injection scheme for embedded systems at machine code level and verification
CN112269740A (en) Automatic testing method and device for automatic driving software

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant