CN104980323A - Ethernet strip steel surface image data processing platform based on DSP - Google Patents
Ethernet strip steel surface image data processing platform based on DSP Download PDFInfo
- Publication number
- CN104980323A CN104980323A CN201410143308.1A CN201410143308A CN104980323A CN 104980323 A CN104980323 A CN 104980323A CN 201410143308 A CN201410143308 A CN 201410143308A CN 104980323 A CN104980323 A CN 104980323A
- Authority
- CN
- China
- Prior art keywords
- interface
- dsp chip
- chip
- data
- dsp
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012545 processing Methods 0.000 title claims abstract description 22
- 229910000831 Steel Inorganic materials 0.000 title claims abstract description 15
- 239000010959 steel Substances 0.000 title claims abstract description 15
- 239000005043 ethylene-methyl acrylate Substances 0.000 claims abstract description 11
- 230000006870 function Effects 0.000 claims abstract description 4
- 238000013500 data storage Methods 0.000 claims description 15
- 239000013078 crystal Substances 0.000 claims description 4
- 230000009286 beneficial effect Effects 0.000 abstract description 2
- 230000010354 integration Effects 0.000 abstract 1
- 239000000203 mixture Substances 0.000 description 8
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000001514 detection method Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 229910052742 iron Inorganic materials 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 101100046877 Oryza sativa subsp. japonica TRAB1 gene Proteins 0.000 description 1
- 101150022366 ZEP gene Proteins 0.000 description 1
- 101150055324 aba1 gene Proteins 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- YLJREFDVOIBQDA-UHFFFAOYSA-N tacrine Chemical compound C1=CC=C2C(N)=C(CCCC3)C3=NC2=C1 YLJREFDVOIBQDA-UHFFFAOYSA-N 0.000 description 1
- 229960001685 tacrine Drugs 0.000 description 1
Landscapes
- Image Processing (AREA)
Abstract
The invention provides an Ethernet strip steel surface image data processing platform based on DSP, comprising: the device comprises a DSP chip, a PLL clock circuit, a program memory, a data memory, an Ethernet control circuit, a power supply module and a CCD camera; the DSP chip adopts a DSP chip DM648 of TI company as a core processor of the processing platform. The DSP chip is connected with the program memory through an external memory interface of the chip, the data memory is connected with a special control interface of the dynamic memory of the DSP chip through a data bus, and the Ethernet control circuit is directly connected with an EMAC interface of the DSP chip. The invention can improve the access speed of the DSP chip to the image data, realize the acquisition of the CCD camera image by the Ethernet control circuit, and carry out the processing function by the DSP chip, thereby not only greatly improving the integration level of the system, but also reducing the system cost and being beneficial to popularization and application.
Description
Technical field
The invention belongs to ethernet data communication and the process field of embedded system, be specifically related to a kind of Ethernet band steel surface image data processing platform (DPP) based on DSP.
Background technology
Along with the continuous increase of iron and steel enterprise's competitive pressure, the requirement of strip surface quality is also constantly promoted, and strip surface quality detection system becomes raising strip quality, promote the requisite equipment of iron and steel enterprise's product competitiveness.In industrial data acquisition system field, each side for transfer of data requires all more and more higher, and Industrial Ethernet becomes the preferred manner of current industrial remote data communication system with its transfer of data at a high speed, reliable and stable technology and the advantage with telecommunication.
DSP flush bonding processor becomes the main flow embedded microcontroller of Ethernet data sampling and processing due to the handling property of its real time high-speed, complete ethernet communication interfacing and higher cost performance.The C6000 family chip of TI company is integrated with Ethernet interface on its sheet, not only on hardware by the network application cost reduction 50% of embedded product, and in conjunction with its release NDK Web development tool greatly can shorten software development cycle.
The strip surface quality detection system that current all kinds of production line uses is all the frame structures adopting ccd image acquisition module+server, as the HTS serial band-steel surface detecting system of German Parsytec company, the cold-strip steel that the iS-2000 automatic checkout system of Cognex company of the U.S. and University of Science & Technology, Beijing Xu Ke etc. develop and Surfaces of Hot Rolled Strip on-line detecting system etc., all the structures adopting every platform CCD camera to be equipped with a set of special image analog input card or image acquisition and processing server, system is huge, cost intensive.
Summary of the invention
The invention provides a kind of Ethernet band steel surface image data processing platform (DPP) based on DSP, its object is intended to the integrated level improving detection system, cost-saving, realizes the Ethernet transmission to surface of steel plate view data and processing capacity.
For this reason, the technical solution that the present invention takes is:
Based on an Ethernet band steel surface image data processing platform (DPP) of DSP, it is characterized in that, comprising: dsp chip, pll clock circuit, program storage, data storage, Ethernet control circuit, power module and CCD camera; Dsp chip is connected with program storage by the external memory interface of chip, and data storage is connected with the special control interface of the dynamic memory of dsp chip by data/address bus, and Ethernet control circuit is directly connected with the EMAC interface of dsp chip.
Described dsp chip adopts the core processor of dsp chip DM648 as processing platform of TI company, and chip has external memory interface, the special control interface of dynamic memory, EMAC interface, clock signal input interface, PLL power interface.
Described pll clock circuit is made up of crystal oscillator chip and noise filter, and being respectively used to provides the external clock input signal of dsp chip and realize PLL frequency multiplication of phase locked loop function.
Described program storage uses FLASH memory as the program storage of dsp chip, and the data terminal of dsp chip external memory interface and address end are connected to data terminal and the address end of FLASH memory respectively.
Described data storage uses two panels dynamic memory DDR2 chip, be connected with the special control interface of the dynamic memory of dsp chip respectively, high 16 of the FPDP of two panels dynamic memory control interface special with dynamic memory are respectively connected with low 16 bit data ports.
Described Ethernet control circuit is made up of 88E1111 ethernet control chip, hardware interface RJ45, the data that RJ45 gathers via the data input output ports of 88E1111 finally by the EMAC interface of dsp chip.
Beneficial effect of the present invention is:
The surface of steel plate view data collected is transferred to this platform by Ethernet control circuit by the CCD camera of platform exterior, is transferred to platform exterior system is again further processed after the preliminary treatment such as denoising, splicing of dsp chip by Ethernet control circuit.The jumbo data storage of processing platform is as the memory block of view data and system data, substantially increase the access speed of dsp chip to view data, achieve the collection utilizing Ethernet control circuit to CCD camera image, and the function that processes is carried out by the dsp chip of platform, not only greatly improve the integrated level of system, and can system cost be reduced, be conducive to applying.
Accompanying drawing explanation
Fig. 1 is band steel surface image data processing platform (DPP) structured flowchart;
Fig. 2 is processing platform pll clock circuit theory diagrams;
Fig. 3 is processing platform program storage interface schema;
Fig. 4 is processing platform data storage interface schema;
Fig. 5 is Ethernet control circuit schematic diagram;
Fig. 6 is power circuit principle figure.
Embodiment
Below in conjunction with accompanying drawing, the present invention is described in more detail:
Composition graphs 1, the Ethernet band steel surface image data processing platform (DPP) based on DSP consists of the following components: CCD camera, dsp chip, pll clock circuit, program storage, data storage, Ethernet control circuit and power module.Wherein, dsp chip adopts the core processor of dsp chip DM648 as processing platform of TI company, and chip has external memory interface, the special control interface of dynamic memory, EMAC interface, clock signal input interface, PLL power interface.Pll clock circuit provides the system clock of processing platform, dsp chip is connected with program storage by the external memory interface of chip, data storage is connected with the special control interface of the dynamic memory of dsp chip by data/address bus, and Ethernet control circuit is directly connected with the EMAC interface of dsp chip.
Composition graphs 2PLL clock circuit schematic diagram, pll clock circuit is primarily of 27MHz and 36MHz crystal oscillator, 1.8V power supply, two noise filter compositions, the signal output part of 27MHz and 36MHz crystal oscillator is directly connected to clock signal input interface CLKIN1 and the CLKIN2 of DM648, as the external clock source of chip; 1.8V power supply via two ports of PLL power interface PLLV1 and PLLV2 accessing DM648 after the filtering of two-way noise filter, in DM648 sheet, pll clock circuit provides required power supply.
Composition graphs 3 program storage interface principle figure, program storage adopts FLASH memory, data terminal DQ0 ~ the DQ15 of FLASH memory is connected to the data terminal AED00 ~ AED15 of dsp chip external memory interface successively, the address end A1 ~ A24 of FLASH memory is connected to the address end AEA00 ~ AEA23 of dsp chip external memory interface successively, the address end A0 of FLASH memory is then connected to the ABA1 port of dsp chip external memory interface, composition addressing space reaches 32M, and data width is the program storage of 16.
Composition graphs 4 data storage interface schema, the address end A0 ~ A13 of DDR2 data storage 1 and DDR2 data storage 2 is connected to DDR_A00 ~ DDR_A13 port of the special control interface of dynamic memory on DM648 sheet simultaneously, data terminal DQ0 ~ DQ15 that the data terminal DQ0 ~ DQ15 of DDR2 data storage 1 is connected to high 16 DDR_D00 ~ DDR_D15, DDR2 data storages 2 of dynamic memory special control interface FPDP on DM648 sheet is connected to low 16 DDR_D16 ~ DDR_D31 of dynamic memory special control interface FPDP on DM648 sheet.
Composition graphs 5 Ethernet control circuit schematic diagram, hardware interface RJ45 is directly connected with the transmission medium such as netting twine, receives the data that Ethernet transmission comes, ethernet control chip 88E1111 data-in port MDI [0]+, MDI [0]-, MDI [1]+, MDI [1]-, MDI [2]+, MDI [2]-, MDI [3]+, the T1+ of MDI [3]-be connected to successively RJ45, T1-, T2+, T2-, T3+, T3-, T4+, T4-pin, data-out port S_OUT+, S_OUT-is connected to SGMII0RXN and the SGMII0RXP port that EMAC on DM648 sheet is responsible for Ethernet data reception, the S_IN+ of 88E1111, S_IN-is connected to SGMII0TXN and the SGMII0TXP port that EMAC is responsible for data transmission.
Composition graphs 6, external 5V power supply is converted to 2.5V and 3.3V power supply respectively via two panels power supply chip TPS54331DR and exports, 2.5V power supply is mainly ethernet communication chip 88E1111 and provides required working power, and 3.3V power supply is mainly dynamic memory special control interface chip and provides required working power.
Claims (1)
1. based on an Ethernet band steel surface image data processing platform (DPP) of DSP, it is characterized in that, comprising: dsp chip, pll clock circuit, program storage, data storage, Ethernet control circuit, power module and CCD camera; Dsp chip is connected with program storage by the external memory interface of chip, and data storage is connected with the special control interface of the dynamic memory of dsp chip by data/address bus, and Ethernet control circuit is directly connected with the EMAC interface of dsp chip;
Described dsp chip adopts the core processor of dsp chip DM648 as processing platform of TI company, and chip has external memory interface, the special control interface of dynamic memory, EMAC interface, clock signal input interface, PLL power interface;
Described pll clock circuit is made up of crystal oscillator chip and noise filter, and being respectively used to provides the external clock input signal of dsp chip and realize PLL frequency multiplication of phase locked loop function;
Described program storage uses FLASH memory as the program storage of dsp chip, and the data terminal of dsp chip external memory interface and address end are connected to data terminal and the address end of FLASH memory respectively;
Described data storage uses two panels dynamic memory DDR2 chip, be connected with the special control interface of the dynamic memory of dsp chip respectively, high 16 of the FPDP of two panels dynamic memory control interface special with dynamic memory are respectively connected with low 16 bit data ports;
Described Ethernet control circuit is made up of 88E1111 ethernet control chip, hardware interface RJ45, the data that RJ45 collects via the data input output ports of 88E1111 finally by the EMAC interface of dsp chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410143308.1A CN104980323A (en) | 2014-04-10 | 2014-04-10 | Ethernet strip steel surface image data processing platform based on DSP |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410143308.1A CN104980323A (en) | 2014-04-10 | 2014-04-10 | Ethernet strip steel surface image data processing platform based on DSP |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104980323A true CN104980323A (en) | 2015-10-14 |
Family
ID=54276453
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410143308.1A Pending CN104980323A (en) | 2014-04-10 | 2014-04-10 | Ethernet strip steel surface image data processing platform based on DSP |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN104980323A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107367232A (en) * | 2016-05-12 | 2017-11-21 | 鞍钢股份有限公司 | Strip steel width detection method based on embedded processing system and gigabit Ethernet |
CN107796309A (en) * | 2016-09-06 | 2018-03-13 | 鞍钢股份有限公司 | Strip steel width information detection method for embedded system and gigabit Ethernet |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5452109A (en) * | 1994-08-31 | 1995-09-19 | Eastman Kodak Company | Digital image signal processing apparatus and method for accumulating blocks of signal data from an imager |
US20070053007A1 (en) * | 2005-09-07 | 2007-03-08 | Sony Corporation | Image signal processing device and image signal processing method |
CN202815933U (en) * | 2012-07-30 | 2013-03-20 | 中国航天科工集团第三研究院第八三五七研究所 | Distributed DSP image processing system based on CAN bus |
CN103163141A (en) * | 2011-12-14 | 2013-06-19 | 鞍钢股份有限公司 | Strip steel surface online detection system and method based on embedded image processing system |
-
2014
- 2014-04-10 CN CN201410143308.1A patent/CN104980323A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5452109A (en) * | 1994-08-31 | 1995-09-19 | Eastman Kodak Company | Digital image signal processing apparatus and method for accumulating blocks of signal data from an imager |
US20070053007A1 (en) * | 2005-09-07 | 2007-03-08 | Sony Corporation | Image signal processing device and image signal processing method |
CN103163141A (en) * | 2011-12-14 | 2013-06-19 | 鞍钢股份有限公司 | Strip steel surface online detection system and method based on embedded image processing system |
CN202815933U (en) * | 2012-07-30 | 2013-03-20 | 中国航天科工集团第三研究院第八三五七研究所 | Distributed DSP image processing system based on CAN bus |
Non-Patent Citations (4)
Title |
---|
宋戈: "《中国优秀硕士学位论文全文数据库》", 30 November 2009 * |
王宗凤: "《中国优秀硕士学位论文全文数据库信息科技辑》", 31 August 2010 * |
王海鹏: "基于DM648+FPGA的图像处理模块设计与实现", 《电子技术》 * |
郑成峰: "基于DSP技术的带钢表面质量在线检测***", 《武钢技术》 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107367232A (en) * | 2016-05-12 | 2017-11-21 | 鞍钢股份有限公司 | Strip steel width detection method based on embedded processing system and gigabit Ethernet |
CN107796309A (en) * | 2016-09-06 | 2018-03-13 | 鞍钢股份有限公司 | Strip steel width information detection method for embedded system and gigabit Ethernet |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104980323A (en) | Ethernet strip steel surface image data processing platform based on DSP | |
CN104570855A (en) | FPGA-based data acquisition system and method | |
CN203982381U (en) | Strip steel surface image data processing device | |
CN206136104U (en) | Image acquisition system based on CMOS image sensor | |
CN103577110A (en) | System on chip and read-write method thereof | |
CN201903879U (en) | Data collector of SD card | |
CN203643517U (en) | Mobile thunder and lightning three-dimensional electric field measuring device | |
CN203490476U (en) | PC104-plus controller system of Power PC | |
CN203773270U (en) | FPGA-based multipath data collector of X ray detection equipment | |
CN204231556U (en) | A kind of modularization real time image processing system | |
CN205318134U (en) | A nuclear core plate for ticket checking machine | |
CN204810416U (en) | Industry camera system | |
CN201853230U (en) | USB (Universal Serial Bus) to IO (Input Output) module | |
CN203219452U (en) | Image processing platform based on cloud computing architecture | |
CN202533940U (en) | High-speed data acquisition card | |
CN206353329U (en) | Special image processing platform | |
CN205124007U (en) | Wireless local area network card | |
CN202008660U (en) | Embedded system with multiple serial ports | |
CN204288063U (en) | The PC mainboard of a kind of integrated wireless route cat | |
CN205247379U (en) | High -speed analog digital signal acquisition and processing integrated circuit board of binary channels | |
CN204695059U (en) | A kind of with online monitoring data collection process RAM chip apparatus | |
CN203504159U (en) | Electric power microcomputer integrated protective device | |
CN204228267U (en) | Two-way high speed linear array CCD data acquisition circuit | |
CN104038460A (en) | Carrier wave frequency offset capture circuit | |
CN203573315U (en) | Two-channel VPX parallel signal processing module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20151014 |
|
WD01 | Invention patent application deemed withdrawn after publication |