CN104965471A - Power consumption configurable oscillation circuit processing circuit and method - Google Patents

Power consumption configurable oscillation circuit processing circuit and method Download PDF

Info

Publication number
CN104965471A
CN104965471A CN201510408860.3A CN201510408860A CN104965471A CN 104965471 A CN104965471 A CN 104965471A CN 201510408860 A CN201510408860 A CN 201510408860A CN 104965471 A CN104965471 A CN 104965471A
Authority
CN
China
Prior art keywords
power consumption
circuit
low
oscillation circuit
speed oscillation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510408860.3A
Other languages
Chinese (zh)
Inventor
夏军虎
何友军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HANGZHOU SHENGYUAN CHIP TECHNIQUE CO Ltd
Original Assignee
HANGZHOU SHENGYUAN CHIP TECHNIQUE CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HANGZHOU SHENGYUAN CHIP TECHNIQUE CO Ltd filed Critical HANGZHOU SHENGYUAN CHIP TECHNIQUE CO Ltd
Priority to CN201510408860.3A priority Critical patent/CN104965471A/en
Publication of CN104965471A publication Critical patent/CN104965471A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/04Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/20Pc systems
    • G05B2219/25Pc structure of the system
    • G05B2219/25314Modular structure, modules

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

The invention provides a power consumption configurable oscillation circuit processing circuit comprising a low-speed oscillation circuit which is provided with more than two current paths. Configuration of connection and disconnection of each current path is controlled by a logic circuit. All the current paths are controlled to be connected by the logic circuit in testing, power consumption of the low-speed oscillation circuit is the maximum and oscillation starting time is the shortest. At least one current path is controlled to be disconnected by the logic circuit to reduce power consumption of the low-speed oscillation circuit in normal working. Power consumption of the low-speed oscillation circuit is arranged to be configurable to realize the maximum power consumption of the low-speed oscillation circuit in testing, power consumption of the low-speed oscillation circuit is reduced in normal working and oscillation starting time of the low-speed oscillation circuit is enabled to be the shortest in testing so that test cost of the system is reduced by reducing test time. Meanwhile, the application requirement of the system can be met by disconnecting the corresponding paths through selection according to the corresponding system power consumption requirements and system working environments.

Description

A kind of configurable oscillatory circuit treatment circuit of power consumption and method
Technical field
The present invention relates to the configurable oscillatory circuit treatment circuit of a kind of power consumption and method.
Background technology
OTP(dynamic token product) before client uses, want complete design and production test.The low-power consumption requirement of design phase demand fulfillment dynamic token system.Test phase then needs to reduce testing cost.Dynamic token system needs through dependence tests such as the working procedure programming flow process of complexity and the performance tests of Related product when producing.Need in testing process to repeat token system power on and off, power at every turn need the MCU chip crystal oscillator starting of oscillation in system stablize after just send corresponding order by host computer and carry out follow-up test.
The shipment amount of dynamic token system is very large, the test link through complexity is needed in production run, and artificial and time cost is also progressively improving now, so in the multi-step production procedure of electronic product, the time shortening each production link is exactly the cost reducing product, this link of enterprise managing, except relying on optimum management link, also relies on the performance parameter of electronic product simultaneously.Such as: product needs constantly to power in test process, power-down operation, can shortening time of proper testing if arrive system from power on, namely can reduce the cost of test by reducing the corresponding test duration.
Existing OTP(dynamic token product) product is a kind of battery powered scrambler of super low-power consumption, intrasystem general MCU chip is responsible for the steering logic of disposal system.MCU chip comprises several module: CPU (central processing unit) below, Clock management module, reset administration module, memory cell, keystroke interface unit, segment encode screen display unit, real time clock unit, other Peripheral Interface unit such as timer, as shown in Figure 1.Dynamic token requires run for 5 years battery powered time.Token work is mainly divided into two class mode of operations: deep power down mode and operational mode.Token system is when deep sleep state, and power consumption is less than 0.8ua; Token system is when operation, and power consumption is less than 100ua; The power consumption consumed when token system deep-sleep mainly contains the vibration power consumption of 32K crystal oscillator, the power consumption of the wakeup logic consumption of MCU chip, the power consumption that the leakage current being in deep-sleep module consumes.
The electric power system of existing MCU chip and clock system are as shown in Figure 2, when token system penetration depth park mode, need the circuit of work: the wakeup logic (logical circuit comprises wakeup logic and other operating circuit logics) in low-speed oscillation circuit, voltage conversion circuit, logical circuit.Voltage conversion circuit and low-speed oscillation circuit are the keys of system power dissipation under decision park mode.Voltage conversion circuit realizes voltage transitions while of needing circuit itself to leak electricity low efficiently; Low-speed oscillation circuit needs under the prerequisite meeting industrial standard, realize low-power consumption vibration.The oscillatory circuit of low-speed oscillation circuit to be frequency be 32K, because token system requires low power operation, the power consumption of 32K oscillatory circuit must accomplish enough low low power operations that could support whole token system.System electrification, 32K vibration get up after system program could normal run, so the working time (arriving the time that program normally can perform needs from power on) after the powering on of the starting of oscillation speed influential system of 32K oscillatory circuit.
Token is before user uses, and token manufacturer needs downloading-running program to the nonvolatile storage space of chip internal and carries out the dependence test of token system.Dynamic token system often needs to repeat to operate token system power on and off in the flow process of production test.The re-powering of each chip need 32K oscillator vibrates stablize after could perform relevant test operation.Fig. 3 is the basic operation process flow diagram of test link, and namely will maintain after sending reset command 3 seconds is to wait for 32K clock stable (the 32K clock driving force more weak time needing to wait for is longer).After each system electrification, host computer sends to first order of slave computer, need slave computer make system hold reset state 3 seconds by software control after slave computer first test command just sending parsing to give token system, as shown in Figure 4.Require that power consumption is less than 0.8ua under token system deep power down mode, namely require that MCU chip provides the oscillatory circuit of low-power consumption, the oscillatory circuit starting of oscillation of low-power consumption is slow.The token system integrating this type of MCU has test link in process of production, the node of test link needs to re-power system, re-power the starting of oscillation again of the low-power consumption oscillatory circuit of corresponding MCU at every turn, because the starting of oscillation of low-power consumption oscillatory circuit is slow, so first test command that after re-powering, host computer sends at every turn, be resolved to corresponding 2 orders in fact of final token system (to add before real order allow one period of reset time low-power consumption oscillatory circuit stable after the stable operation of token system ability).The time length of the reset command on token system in 2 orders directly affects final testing cost.
Summary of the invention
The invention provides a kind of configurable oscillatory circuit treatment circuit of power consumption and the method that reduce testing cost.
The technical solution used in the present invention is:
The configurable oscillatory circuit treatment circuit of a kind of power consumption, comprises low-speed oscillation circuit, it is characterized in that: described low-speed oscillation circuit is provided with the current path of more than 2, and the opening and closing of each described current path controls configuration by logical circuit.The present invention by the power consumption of low-speed oscillation circuit is arranged to configurable realize testing time low-speed oscillation circuit power consumption maximum, the power consumption of low-speed oscillation circuit is reduced during normal work, when making to test, the Induction Peried of low-speed oscillation circuit is the fastest, the testing cost of system is reduced by shortening the test duration, according to the environment of the demand of the system power dissipation of correspondence and system works, can select to close corresponding path and meet systematic difference requirement simultaneously.
The disposal route of the configurable oscillatory circuit treatment circuit of above-mentioned power consumption, it is characterized in that: when tested, logical circuit controls all current paths and all opens, the power consumption of low-speed oscillation circuit is maximum, its Induction Peried is the fastest, when working properly, logical circuit controls at least one current path and closes the power consumption reducing low-speed oscillation circuit.
Beneficial effect of the present invention: reduce system testing cost.
Accompanying drawing explanation
Fig. 1 is the structural representation of existing OTP.
Fig. 2 is the power-supply system of existing OTP and the structural representation of clocked logic.
Fig. 3 is the test flow chart of existing OTP.
Fig. 4 is that the host computer of existing OTP sends the time diagram after ordering.
Fig. 5 is the structural representation of power-supply system of the present invention and clocked logic.
Fig. 6 is test flow chart of the present invention.
Fig. 7 is the time diagram after host computer of the present invention sends order.
Embodiment
Below in conjunction with specific embodiment, the present invention is further described, but does not limit the invention to these embodiments.One skilled in the art would recognize that all alternativess, improvement project and the equivalents that present invention encompasses and may comprise in Claims scope.
With reference to Fig. 5, the configurable oscillatory circuit treatment circuit of a kind of power consumption, comprises low-speed oscillation circuit, it is characterized in that: described low-speed oscillation circuit is provided with the current path of more than 2, and the opening and closing of each described current path controls configuration by logical circuit.The present invention by the power consumption of low-speed oscillation circuit is arranged to configurable realize testing time low-speed oscillation circuit power consumption maximum, the power consumption of low-speed oscillation circuit is reduced during normal work, when making to test, the Induction Peried of low-speed oscillation circuit is the fastest, the testing cost of system is reduced by shortening the test duration, according to the environment of the demand of the system power dissipation of correspondence and system works, can select to close corresponding path and meet systematic difference requirement simultaneously.
The disposal route of the configurable oscillatory circuit treatment circuit of above-mentioned power consumption, when tested, logical circuit controls all current paths and all opens, the power consumption of low-speed oscillation circuit is maximum, its Induction Peried is the fastest, when working properly, logical circuit controls at least one current path and closes the power consumption reducing low-speed oscillation circuit.
There is one group of register CFG [3:0] in the present embodiment logical circuit, the driving force controlling low-speed oscillation circuit is responsible for by register, controlled the Induction Peried of low-speed oscillation circuit by the driving force controlling oscillatory circuit.The configuration information of low-speed oscillation circuit is CFG [3:0], and power consumption configurations is divided into 5 gears, controls 5 current paths respectively.Lower 5 current paths of default situations are all opened, and current sinking is maximum.Register CFG [3:0] controls the switch (wherein the electric current of path 5 be always in out state) of four paths wherein, and these four paths can carry out close current by the configuration of register and reach the effect reducing power consumption.
The acquiescence of configuration information is 0000, and the electric current of 5 paths is all opened, and the current sinking of corresponding 32K PAD is maximum;
The acquiescence of configuration information is 0001, closes path 1, and current sinking reduces 60na;
The acquiescence of configuration information is 0010, closes path 2, and current sinking reduces 100na;
The acquiescence of configuration information is 0100, closes path 3, and current sinking reduces 140na;
The acquiescence of configuration information is 1000, closes path 4, and current sinking reduces 200na;
The power consumption of low-speed oscillation circuit is higher, and oscillatory circuit Induction Peried is faster; Power consumption is lower, and oscillatory circuit Induction Peried is slower.The speed of time has influence on test duration time token system is tested.During test, 5 current paths are all opened, and current sinking is maximum, and now oscillatory circuit Induction Peried is the fastest, shorten the test duration, reduce the testing cost of system.Developer according to the environment of the demand of the system power dissipation of correspondence and system works, can select to close corresponding path and meets systematic difference requirement.
The OTP of the present embodiment has tested the test flow chart of a test vector as shown in Figure 6, and namely will maintain 0.5 second after sending reset command is to wait for 32K clock stable.
Fig. 7 is the time diagram that host computer sends after order, in the process of test, the configuration information of low-speed oscillation circuit remains 0000, the driving force maximum (power consumption is maximum) of corresponding oscillatory circuit, Induction Peried is the fastest, and indirectly decreasing powers at every turn needs to wait for that low-frequency oscillatory network stablizes the time of needs.Namely reduce the test duration is the production cost reducing test.After having tested, system utilizes the configuration information of the modification of program 32K oscillator downloaded in the nonvolatile memory to meet the requirement of token system to power consumption.The driving force of 32k oscillatory circuit is divided into each class, and can pass through register configuration, adopts maximum drive ability, facilitate oscillatory circuit fast start-up when system electrification, shortens the time that system arrives token system operation from power on.

Claims (2)

1. the configurable oscillatory circuit treatment circuit of power consumption, comprises low-speed oscillation circuit, it is characterized in that: described low-speed oscillation circuit is provided with the current path of more than 2, and the opening and closing of each described current path controls configuration by logical circuit.
2. as weighed the disposal route for the treatment of circuit as described in 1, it is characterized in that: when tested, logical circuit controls all current paths and all opens, the power consumption of low-speed oscillation circuit is maximum, its Induction Peried is the fastest, when working properly, logical circuit controls at least one current path and closes the power consumption reducing low-speed oscillation circuit.
CN201510408860.3A 2015-07-13 2015-07-13 Power consumption configurable oscillation circuit processing circuit and method Pending CN104965471A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510408860.3A CN104965471A (en) 2015-07-13 2015-07-13 Power consumption configurable oscillation circuit processing circuit and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510408860.3A CN104965471A (en) 2015-07-13 2015-07-13 Power consumption configurable oscillation circuit processing circuit and method

Publications (1)

Publication Number Publication Date
CN104965471A true CN104965471A (en) 2015-10-07

Family

ID=54219509

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510408860.3A Pending CN104965471A (en) 2015-07-13 2015-07-13 Power consumption configurable oscillation circuit processing circuit and method

Country Status (1)

Country Link
CN (1) CN104965471A (en)

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5521490A (en) * 1994-08-08 1996-05-28 National Semiconductor Corporation Current mirror with improved input voltage headroom
CN1352821A (en) * 1999-05-14 2002-06-05 艾利森电话股份有限公司 Crystal oscillator
CN1592084A (en) * 2003-08-13 2005-03-09 松下电器产业株式会社 Oscillator circuit and oscillation stabilizing method
CN1622329A (en) * 2003-11-26 2005-06-01 中颖电子(上海)有限公司 Integrated circuit chip with built-in high precision frequency oscillator
CN1649253A (en) * 2004-01-29 2005-08-03 凌阳科技股份有限公司 Crystal acceleration oscillation circuit
CN1734400A (en) * 2004-08-13 2006-02-15 摩托罗拉公司 Device and method for continuous screen updates in low-power mode
CN1837835A (en) * 2006-04-18 2006-09-27 北京大学深圳研究生院 High-frequency clock jitter measuring circuit and calibration method thereof
WO2007118540A1 (en) * 2006-04-07 2007-10-25 Atmel Germany Gmbh Fast cmos current mirror
CN101317145A (en) * 2005-11-30 2008-12-03 汤姆森许可贸易公司 Method and apparatus for providing a stable clock signal
CN101552592A (en) * 2008-09-27 2009-10-07 美芯集成电路(深圳)有限公司 CMOS current automatic control crystal oscillator
CN101677236A (en) * 2008-09-19 2010-03-24 阿尔特拉公司 Techniques for digital loop filters

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5521490A (en) * 1994-08-08 1996-05-28 National Semiconductor Corporation Current mirror with improved input voltage headroom
CN1352821A (en) * 1999-05-14 2002-06-05 艾利森电话股份有限公司 Crystal oscillator
CN1592084A (en) * 2003-08-13 2005-03-09 松下电器产业株式会社 Oscillator circuit and oscillation stabilizing method
CN1622329A (en) * 2003-11-26 2005-06-01 中颖电子(上海)有限公司 Integrated circuit chip with built-in high precision frequency oscillator
CN1649253A (en) * 2004-01-29 2005-08-03 凌阳科技股份有限公司 Crystal acceleration oscillation circuit
CN1734400A (en) * 2004-08-13 2006-02-15 摩托罗拉公司 Device and method for continuous screen updates in low-power mode
CN101317145A (en) * 2005-11-30 2008-12-03 汤姆森许可贸易公司 Method and apparatus for providing a stable clock signal
WO2007118540A1 (en) * 2006-04-07 2007-10-25 Atmel Germany Gmbh Fast cmos current mirror
CN1837835A (en) * 2006-04-18 2006-09-27 北京大学深圳研究生院 High-frequency clock jitter measuring circuit and calibration method thereof
CN101677236A (en) * 2008-09-19 2010-03-24 阿尔特拉公司 Techniques for digital loop filters
CN101552592A (en) * 2008-09-27 2009-10-07 美芯集成电路(深圳)有限公司 CMOS current automatic control crystal oscillator

Similar Documents

Publication Publication Date Title
US8078894B1 (en) Power management architecture, method and configuration system
JP3049051B1 (en) Temperature control circuit of central processing unit
TWI475373B (en) Control device, control method, computer program product, and electronic device
KR20160091065A (en) SoC, METHOD FOR MANAGING POWER OF THEREOF AND ELECTRONIC DEVICE
KR20120096864A (en) Wireless charging of mobile device
US9477293B2 (en) Embedded controller for power-saving and method thereof
KR20120096858A (en) Remote wakeup of application processor of mobile device
US9684367B2 (en) Power trace port for tracing states of power domains
CN104024980A (en) Connected standby sleep state
US9170618B2 (en) Power management circuit, server, and power management method thereof
CN103198034B (en) A kind of hot plug electric power controller based on cpci bus equipment plate card
CN109613970B (en) Low-power-consumption processing method based on FPGA and DSP framework
CN109933846A (en) The control system and its power control method of super low-power consumption, electronic device
CN103135731A (en) Method and device for intelligent power supply control for portable computer
CN108304223A (en) A kind of operating system for power supply dormancy mechanism and hardware platform exchange method
CN102759702B (en) Circuit and method for detecting relation between voltage and frequency of on-chip operating circuit
CN105955439A (en) Power supply device and method
CN108628792B (en) Communication interface current leakage prevention system and method
CN102937928A (en) Main board sleeping and waking device
KR102060431B1 (en) Apparatus and method for managing power in multi-core system
JP2015527638A (en) Control of semiconductor devices
CN104204988A (en) Active display processor sleep state
US20120017100A1 (en) Power System Optimization and Verification for Embedded System Design
CN104965471A (en) Power consumption configurable oscillation circuit processing circuit and method
CN102572592B (en) Based on the set-top box standby control method of system Dynamic clock management

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Hangzhou City, Zhejiang province Yuhang District 311121 West Street Wuchang No. 998 Building 9 East

Applicant after: HANGZHOU SYNODATA SECURITY TECHNOLOGY CO., LTD.

Address before: Hangzhou City, Zhejiang province Yuhang District 311121 West Street Wuchang No. 998 Building 9 East

Applicant before: Hangzhou Shengyuan Chip Technique Co., Ltd.

COR Change of bibliographic data
RJ01 Rejection of invention patent application after publication

Application publication date: 20151007

RJ01 Rejection of invention patent application after publication