CN104867437A - MIPI module ESD protection device - Google Patents

MIPI module ESD protection device Download PDF

Info

Publication number
CN104867437A
CN104867437A CN201510334607.8A CN201510334607A CN104867437A CN 104867437 A CN104867437 A CN 104867437A CN 201510334607 A CN201510334607 A CN 201510334607A CN 104867437 A CN104867437 A CN 104867437A
Authority
CN
China
Prior art keywords
mipi
module
data
low speed
high speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510334607.8A
Other languages
Chinese (zh)
Other versions
CN104867437B (en
Inventor
徐海涛
贾联飞
董阳
李禹�
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chip Wealth Technology Ltd
Original Assignee
SINO WEALTH ELECTRONIC CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SINO WEALTH ELECTRONIC CO Ltd filed Critical SINO WEALTH ELECTRONIC CO Ltd
Priority to CN201510334607.8A priority Critical patent/CN104867437B/en
Publication of CN104867437A publication Critical patent/CN104867437A/en
Application granted granted Critical
Publication of CN104867437B publication Critical patent/CN104867437B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention provides an MIPI (Mobile Industry Processor Interface) module ESD (Electro-Static Discharge) protection device. The MIPI module ESD protection device comprises a data and clock abnormal state MIPI state machine reset circuit, a combined data line frequency dividing circuit, and an MIPI integral reset circuit for data abnormal width exceeding a certain time; the three circuits are connected in parallel with one another. For the data and clock abnormal state MIPI state machine reset circuit, a low speed switching to high speed time series detection module is used for detecting whether a low speed switching to high speed time series exists on an MIPI data line or not, a low speed and high speed detection module is used for detecting whether the MIPI clock line is in a low speed state or not, and if the two conditions are satisfied at the same time, a first external MIPI switching-off module is used for switching off an MIPI module input interface of a display screen driver chip; an MIPI state machine reset module is used for resetting an MIPI state machine; an MIPI clock line low speed switching to high speed time series can be automatically generated by a first clock line low speed switching to high speed time series generation module; a first MIPI switching-on module is used for switching on the MIPI input interface again according to the reset result of the MIPI state machine and the MIPI clock line low speed switching to high speed time series, so that a function of receiving MIPI clock and data signals of a mobile phone primary board is recovered.

Description

The Esd protection device of MIPI module
Technical field
The present invention relates to MIPI and ESD guard technology field, specifically, the present invention relates to a kind of Esd protection device of MIPI module.
Background technology
MIPI (Mobile Industry Processor Interface, namely Industry Processor Interface is moved) be the alliance set up by companies such as ARM, Nokia, ST, TI for 2003, object is the interface of interior of mobile phone as standardization such as camera, display screen interface, radio frequency/baseband interfaces, thus reduces the complexity of Cell Phone Design and increase the dirigibility of design.
The structure of MIPI module of the prior art is the standard MIPI module not adding ESD (Electro-Static Discharge, Electro-static Driven Comb) protection circuit.
So the defect existed in prior art is as follows:
I.ESD interference makes the MIPI module of display screen drive chip (from machine) be in low-speed mode always, causes cell phone mainboard (main frame) to receive high-speed data failure, can not recover voluntarily.
II.ESD interference makes two data phase of lines entanglement of the MIPI module of display screen drive chip (from machine), causes cell phone mainboard (main frame) to receive high-speed data failure, and can not recover voluntarily.
III.ESD interference makes the MIPI module of display screen drive chip (from machine) occur other unknown states, causes cell phone mainboard (main frame) to receive high-speed data failure, and can not recover voluntarily.
Summary of the invention
A technical matters to be solved by this invention is to provide a kind of Esd protection device of MIPI module; can avoid because ESD interference makes the MIPI module of display screen drive chip be in low-speed mode always; make cell phone mainboard successfully receive high-speed data, can recover voluntarily.
Another technical matters to be solved by this invention is to provide a kind of Esd protection device of MIPI module; can avoid because ESD disturbs two the data phase of lines entanglement making the MIPI module of display screen drive chip; make cell phone mainboard successfully receive high-speed data, can recover voluntarily.
Another technical matters to be solved by this invention is to provide a kind of Esd protection device of MIPI module; can avoid because ESD interference makes the MIPI module of display screen drive chip occur other unknown states; make cell phone mainboard successfully receive high-speed data, can recover voluntarily.
For solving the problems of the technologies described above, the invention provides a kind of Esd protection device of MIPI module, comprise: data and clock status abnormal MIPI state machine reset circuit, pooled data line frequency dividing circuit and the abnormal width of data exceed certain hour MIPI integral reset circuit, three is connected in parallel to each other, and receives ESD respectively and disturbs MIPI data and export normal MIPI data to described MIPI module reception;
Wherein, described data and clock status abnormal MIPI state machine reset circuit comprise: low speed cuts high speed time-series rules module, low speed and high speed detection module, the first outside MIPI interface disconnects module, MIPI state machine resets module, the first clock line low speed cuts high speed sequential generation module and a MIPI interface opening module; Whether high speed time-series rules module of cutting described low speed detects on MIPI data line has low speed to cut high speed sequential; Described low speed and high speed detection module detect whether MIPI clock line is lower-speed state; When detecting that described low speed cuts high speed sequential and described lower-speed state at the same time, described first outside MIPI interface disconnects the MIPI module input interface that module disconnects a display screen drive chip; Then described MIPI state machine resets module reset MIPI state machine; Cut by described first clock line low speed the low speed that high speed sequential generation module produces described MIPI clock line automatically and cut sequential at a high speed; Then a described MIPI interface opening module is cut sequential at a high speed according to the low speed of the replacement result of described MIPI state machine and described MIPI clock line and is opened described MIPI module input interface again, recovers the MIPI clock and the data-signal that receive cell phone mainboard.
Alternatively, described pooled data line frequency dividing circuit comprises: a single allocator module;
Described single allocator module connects together with two described MIPI data lines, makes the phase-locking between two described MIPI data lines.
Alternatively, the abnormal width of described data exceedes certain hour MIPI integral reset circuit and comprises: MIPI data line abnormal width detection module, the second outside MIPI interface disconnect module, MIPI integral reset module, second clock line low speed cut high speed sequential generation module and the 2nd MIPI interface opening module;
On the described MIPI data line that described MIPI data line abnormal width detection module detects cell phone mainboard, the abnormal width of data exceedes certain hour, described outside MIPI interface disconnects the described MIPI module input interface that module disconnects described display screen drive chip, described MIPI integral reset module makes described MIPI module whole reset, cut by described second clock line low speed the low speed that high speed sequential generation module produces described MIPI clock line automatically and cut sequential at a high speed, then described 2nd MIPI interface opening module is cut sequential at a high speed according to the low speed of the result of described MIPI integral reset and described MIPI clock line and is opened described MIPI module input interface again, recover the MIPI clock and the data-signal that receive cell phone mainboard.
Compared with prior art, the present invention has the following advantages:
The display screen of current cell phone apparatus and be MIPI communication between camera and main frame, often there will be when ESD tests because MIPI communication abnormality causes the abnormal of display screen and camera.And the present invention can address this problem well, all IC products with MIPI module are all had great importance.
Accompanying drawing explanation
The above and other features of the present invention, character and advantage become more obvious by passing through below in conjunction with the description of drawings and Examples, wherein:
Fig. 1 is the integral module structure general diagram of the Esd protection device of the MIPI module of one embodiment of the invention;
Fig. 2 is the module structure block diagram of data in the Esd protection device of the MIPI module of one embodiment of the invention and clock status abnormal MIPI state machine reset circuit;
Fig. 3 A is the module structure block diagram that the phase place of a kind of two MIPI data lines of the prior art is subject to the independent data line frequency dividing circuit of ESD interference;
Fig. 3 B is the module structure block diagram of the pooled data line frequency dividing circuit in the Esd protection device of the MIPI module of one embodiment of the invention;
Fig. 4 is the module structure block diagram that the abnormal width of data in the Esd protection device of the MIPI module of one embodiment of the invention exceedes certain hour MIPI integral reset circuit.
Embodiment
Below in conjunction with specific embodiments and the drawings, the invention will be further described; set forth more details in the following description so that fully understand the present invention; but the present invention obviously can implement with multiple this alternate manner described that is different from; those skilled in the art can when doing similar popularization, deduction without prejudice to when intension of the present invention according to practical situations, therefore should with content constraints protection scope of the present invention of this specific embodiment.
Fig. 1 is the integral module structure general diagram of the Esd protection device of the MIPI module of one embodiment of the invention.As shown in Figure 1; this Esd protection device of this MIPI module mainly comprises: data and clock status abnormal MIPI state machine reset circuit 102, pooled data line frequency dividing circuit 103 and the abnormal width of data exceed certain hour MIPI integral reset circuit 104; three is connected in parallel to each other, and receives ESD interference MIPI data respectively and export normal MIPI data to receive to MIPI module.
Fig. 2 is the module structure block diagram of data in the Esd protection device of the MIPI module of one embodiment of the invention and clock status abnormal MIPI state machine reset circuit.As shown in Figure 2, data and clock status abnormal MIPI state machine reset circuit 102 comprises: low speed cut high speed time-series rules module 1021, low speed and high speed detection module 1022, first outside MIPI interface disconnect module 1023, MIPI state machine resets module 1024, first clock line low speed and cuts high speed sequential generation module 1025 and a MIPI interface opening module 1026.Wherein, whether the low speed of display screen drive chip is cut high speed time-series rules module 1021 and is detected on MIPI data line 0, MIPI data line 1 and have low speed to cut high speed sequential.Whether low speed and high speed detection module 1022 detect MIPI clock line is lower-speed state.When detecting that low speed cuts high speed sequential and lower-speed state at the same time (these two conditions are set up simultaneously), then the first outside MIPI interface disconnects the MIPI module input interface that module 1023 disconnects display screen drive chip, and then MIPI state machine resets module 1024 and resets MIPI state machine.Cut the automatic low speed producing MIPI clock line of high speed sequential generation module 1025 by the first clock line low speed of display screen drive chip and cut sequential at a high speed, then a MIPI interface opening module 1026 is cut sequential at a high speed according to the replacement result of MIPI state machine and the low speed of MIPI clock line and is opened MIPI module input interface again, recovers the MIPI clock and the data-signal that receive cell phone mainboard.
Fig. 3 A is the module structure block diagram that the phase place of a kind of two MIPI data lines of the prior art is subject to the independent data line frequency dividing circuit of ESD interference; Fig. 3 B is the module structure block diagram of the pooled data line frequency dividing circuit in the Esd protection device of the MIPI module of one embodiment of the invention.As shown in Figure 3 A and Figure 3 B, the first allocator module 1031 of two MIPI data lines 0,1 of the prior art and the second allocator module 1032 are independent separately, and ESD interference very easily changes the phase relation between two MIPI data lines 0,1.And in the present invention the first allocator module 1031 and the second allocator module 1032 these two independently allocator module merge into a single allocator module 1033, namely pooled data line frequency dividing circuit 103 only comprises a single allocator module 1033.Single allocator module 1033 connects together with two MIPI data lines 0,1, makes the phase-locking between two the MIPI data lines 0,1 after improvement.If MIPI data line 0,1 enters ESD interference, then two MIPI data lines 0,1 phase place is each other still synchronous, and the MIPI module of display screen drive chip can not receive error in data because of having phase differential between two MIPI data lines 0,1.
Fig. 4 is the module structure block diagram that the abnormal width of data in the Esd protection device of the MIPI module of one embodiment of the invention exceedes certain hour MIPI integral reset circuit.As shown in Figure 4, the abnormal width of data exceedes certain hour MIPI integral reset circuit 104 and comprises: the outside MIPI interface of MIPI data line abnormal width detection module 1041, second disconnects module 1042, MIPI integral reset module 1043, second clock line low speed cut high speed sequential generation module 1044 and the 2nd MIPI interface opening module 1045.Wherein, on the MIPI data line that MIPI data line abnormal width detection module 1041 detects cell phone mainboard, the abnormal width of data exceedes certain hour, outside MIPI interface disconnects the MIPI module input interface that module 1042 disconnects display screen drive chip, MIPI integral reset module 1043 makes MIPI module whole reset, cut the automatic low speed producing MIPI clock line of high speed sequential generation module 1044 by second clock line low speed and cut sequential at a high speed, then the 2nd MIPI interface opening module 1045 is cut sequential at a high speed according to the result of MIPI integral reset and the low speed of MIPI clock line and is opened MIPI module input interface again, recover the MIPI clock and the data-signal that receive cell phone mainboard.
In sum, the display screen of current cell phone apparatus and be MIPI communication between camera and main frame, often there will be when ESD tests because MIPI communication abnormality causes the abnormal of display screen and camera.And the present invention can address this problem well, all IC products with MIPI module are all had great importance.
Although the present invention with preferred embodiment openly as above, it is not that any those skilled in the art without departing from the spirit and scope of the present invention, can make possible variation and amendment for limiting the present invention.Therefore, every content not departing from technical solution of the present invention, any amendment done above embodiment according to technical spirit of the present invention, equivalent variations and modification, all fall within protection domain that the claims in the present invention define.

Claims (3)

1. the Esd protection device of a MIPI module, comprise: data and abnormal MIPI state machine reset circuit (102) of clock status, pooled data line frequency dividing circuit (103) and the abnormal width of data exceed certain hour MIPI integral reset circuit (104), three is connected in parallel to each other, and receives ESD respectively and disturbs MIPI data and export normal MIPI data to described MIPI module reception;
Wherein, described data and abnormal MIPI state machine reset circuit (102) of clock status comprising: low speed cuts high speed time-series rules module (1021), low speed and high speed detection module (1022), the first outside MIPI interface disconnects module (1023), MIPI state machine resets module (1024), the first clock line low speed cuts high speed sequential generation module (1025) and a MIPI interface opening module (1026); Whether high speed time-series rules module (1021) of cutting described low speed detects on MIPI data line has low speed to cut high speed sequential; Described low speed and high speed detection module (1022) detect whether MIPI clock line is lower-speed state; When detecting that described low speed cuts high speed sequential and described lower-speed state at the same time, described first outside MIPI interface disconnects the MIPI module input interface that module (1023) disconnects a display screen drive chip; Then described MIPI state machine resets module (1024) and resets MIPI state machine; Cut the automatic low speed producing described MIPI clock line of high speed sequential generation module (1025) by described first clock line low speed and cut sequential at a high speed; Then a described MIPI interface opening module (1026) is cut sequential at a high speed according to the low speed of the replacement result of described MIPI state machine and described MIPI clock line and is opened described MIPI module input interface again, recovers the MIPI clock and the data-signal that receive cell phone mainboard.
2. Esd protection device according to claim 1, is characterized in that, described pooled data line frequency dividing circuit (103) comprising: a single allocator module (1033);
Described single allocator module (1033) connects together with two described MIPI data lines, makes the phase-locking between two described MIPI data lines.
3. Esd protection device according to claim 2, it is characterized in that, the abnormal width of described data exceedes certain hour MIPI integral reset circuit (104) and comprising: MIPI data line abnormal width detection module (1041), the second outside MIPI interface disconnection module (1042), MIPI integral reset module (1043), second clock line low speed cut high speed sequential generation module (1044) and the 2nd MIPI interface opening module (1045);
On the described MIPI data line that described MIPI data line abnormal width detection module (1041) detects cell phone mainboard, the abnormal width of data exceedes certain hour, described outside MIPI interface disconnects the described MIPI module input interface that module (1042) disconnects described display screen drive chip, described MIPI integral reset module (1043) makes described MIPI module whole reset, cut the automatic low speed producing described MIPI clock line of high speed sequential generation module (1044) by described second clock line low speed and cut sequential at a high speed, then described 2nd MIPI interface opening module (1045) is cut sequential at a high speed according to the low speed of the result of described MIPI integral reset and described MIPI clock line and is opened described MIPI module input interface again, recover the MIPI clock and the data-signal that receive cell phone mainboard.
CN201510334607.8A 2015-06-16 2015-06-16 ESD protection device of MIPI module Active CN104867437B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510334607.8A CN104867437B (en) 2015-06-16 2015-06-16 ESD protection device of MIPI module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510334607.8A CN104867437B (en) 2015-06-16 2015-06-16 ESD protection device of MIPI module

Publications (2)

Publication Number Publication Date
CN104867437A true CN104867437A (en) 2015-08-26
CN104867437B CN104867437B (en) 2017-09-01

Family

ID=53913237

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510334607.8A Active CN104867437B (en) 2015-06-16 2015-06-16 ESD protection device of MIPI module

Country Status (1)

Country Link
CN (1) CN104867437B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109910790A (en) * 2019-03-05 2019-06-21 同济大学 A kind of ADAS domain controller
WO2019169923A1 (en) * 2018-03-09 2019-09-12 京东方科技集团股份有限公司 Data transmission circuit board, mobile industry processor interface, and device
US10637234B2 (en) 2016-06-22 2020-04-28 International Business Machines Corporation ESD protection circuit
CN111384939A (en) * 2018-12-29 2020-07-07 格科微电子(上海)有限公司 ESD protection method for high-speed interface
CN111833782A (en) * 2019-04-23 2020-10-27 北京集创北方科技股份有限公司 Drive circuit detection method and device
CN113781939A (en) * 2021-08-02 2021-12-10 瑞芯微电子股份有限公司 Method and system for recovering abnormal display of display screen and storage device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080064463A (en) * 2007-01-05 2008-07-09 삼성전자주식회사 Driving device of display device and driving method thereof
US20090309866A1 (en) * 2008-06-13 2009-12-17 Sony Ericsson Mobile Communications Ab Controlling a mobile telephone responsive to an esd event
CN103745705A (en) * 2013-12-31 2014-04-23 广东明创软件科技有限公司 Mobile terminal display screen electro-static resetting method and mobile terminal
CN103810958A (en) * 2014-01-23 2014-05-21 北京京东方光电科技有限公司 Driving circuit, working method of driving circuit and display device
CN103905654A (en) * 2012-12-28 2014-07-02 联芯科技有限公司 Method and system for processing ESD interference in display screen of MIPI

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080064463A (en) * 2007-01-05 2008-07-09 삼성전자주식회사 Driving device of display device and driving method thereof
US20090309866A1 (en) * 2008-06-13 2009-12-17 Sony Ericsson Mobile Communications Ab Controlling a mobile telephone responsive to an esd event
CN103905654A (en) * 2012-12-28 2014-07-02 联芯科技有限公司 Method and system for processing ESD interference in display screen of MIPI
CN103745705A (en) * 2013-12-31 2014-04-23 广东明创软件科技有限公司 Mobile terminal display screen electro-static resetting method and mobile terminal
CN103810958A (en) * 2014-01-23 2014-05-21 北京京东方光电科技有限公司 Driving circuit, working method of driving circuit and display device

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10637234B2 (en) 2016-06-22 2020-04-28 International Business Machines Corporation ESD protection circuit
WO2019169923A1 (en) * 2018-03-09 2019-09-12 京东方科技集团股份有限公司 Data transmission circuit board, mobile industry processor interface, and device
US11357100B2 (en) 2018-03-09 2022-06-07 Beijing Boe Optoelectronics Technology Co., Ltd. Data transmission circuit board, mobile industry processor interface and device
CN111384939A (en) * 2018-12-29 2020-07-07 格科微电子(上海)有限公司 ESD protection method for high-speed interface
CN111384939B (en) * 2018-12-29 2023-07-18 格科微电子(上海)有限公司 ESD protection method for high-speed interface
CN109910790A (en) * 2019-03-05 2019-06-21 同济大学 A kind of ADAS domain controller
CN111833782A (en) * 2019-04-23 2020-10-27 北京集创北方科技股份有限公司 Drive circuit detection method and device
CN113781939A (en) * 2021-08-02 2021-12-10 瑞芯微电子股份有限公司 Method and system for recovering abnormal display of display screen and storage device

Also Published As

Publication number Publication date
CN104867437B (en) 2017-09-01

Similar Documents

Publication Publication Date Title
CN104867437A (en) MIPI module ESD protection device
CN100511200C (en) Control method, system and equipment of single serial port multi-CPU
CN201945991U (en) Electronic device and interface detection device
CN102315966B (en) Service single board, fault detection and reporting method and system thereof
WO2016086582A1 (en) Signal detection method and device
CN104158586B (en) Switching realization method, sites and system
KR102103762B1 (en) Data-on-supply repeater
CN203117884U (en) Embedded system for multi-module sequential control
CN105048199A (en) Detection system for on-off of connector and detection method thereof
CN100403685C (en) Communication link system and its method with protective function
CN106154071A (en) A kind of device and method detecting intelligent electric energy meter RS485 bus failure
CN106788565A (en) Communication terminal transmits anti-interference method with communication terminal signals
CN103441818B (en) The detection method of a kind of data transmission fault and device
CN113300885B (en) Network switching equipment and method
CN214704621U (en) RS485 bus machine with self-detection function
CN204517494U (en) Chain type electrical network spare power automatic switching system
US20100057961A1 (en) Network device and data transmitting method
US20100008219A1 (en) Automatic network signal diversion mechanism
CN103197197B (en) Extremely low power consumption digital circuit structure for open circuit detection and detection method thereof
US20090167099A1 (en) Switch Device for Switching Different Type Signals
CN215990831U (en) Safety isolation device supporting PCI-E wireless network card
CN110572205B (en) Serial communication circuit of multiple slave machines
US20200257048A1 (en) Multiplexing device of transmission line, and electronic device
CN104461999A (en) Circuit for automatically implementing functions of USB (universal serial bus) boot disks and OTG (on-the-go) function
CN209593456U (en) A kind of intelligence hub control system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20161206

Address after: 200335 Shanghai city Changning District Admiralty road 767 Lane 3 Building No. 1

Applicant after: CHIP WEALTH TECHNOLOGY LTD.

Address before: 200335 Shanghai city Changning District Admiralty road 767 Lane 3

Applicant before: SINO WEALTH MICROELECTRONICS Co.,Ltd.

GR01 Patent grant
GR01 Patent grant