CN104810260A - Ion implantation method - Google Patents

Ion implantation method Download PDF

Info

Publication number
CN104810260A
CN104810260A CN201410042291.0A CN201410042291A CN104810260A CN 104810260 A CN104810260 A CN 104810260A CN 201410042291 A CN201410042291 A CN 201410042291A CN 104810260 A CN104810260 A CN 104810260A
Authority
CN
China
Prior art keywords
ion implantation
pad oxide
semiconductor surface
semiconductor
glue layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410042291.0A
Other languages
Chinese (zh)
Inventor
闻正锋
马万里
赵文魁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peking University Founder Group Co Ltd
Shenzhen Founder Microelectronics Co Ltd
Original Assignee
Peking University Founder Group Co Ltd
Shenzhen Founder Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University Founder Group Co Ltd, Shenzhen Founder Microelectronics Co Ltd filed Critical Peking University Founder Group Co Ltd
Priority to CN201410042291.0A priority Critical patent/CN104810260A/en
Publication of CN104810260A publication Critical patent/CN104810260A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation

Landscapes

  • Physics & Mathematics (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Solid State Image Pick-Up Elements (AREA)

Abstract

The invention provides an ion implantation method which comprises the following steps: forming a pad oxide layer on the surface of a semiconductor; coating a photoresistive adhesive layer on the surface of the pad oxide layer by utilizing photoresistive adhesive of AZ electronic material company (AZ Electronic Material) MiR700 type; removing the photoresistive adhesive layer in a preset area through exposure development; and carrying out ion implantation on the surface of the semiconductor according to preset ion implantation parameters. Through the ion implantation method, damage to the semiconductor in the ion implantation process can be effectively prevented.

Description

Ion injection method
Technical field
The present invention relates to field of manufacturing semiconductor devices, particularly relate to a kind of ion injection method.
Background technology
In process for fabrication of semiconductor device; such as; BCD(Bipolar-CMOS-DMOS; bipolar transistor-CMOS (Complementary Metal Oxide Semiconductor)-double-diffused metal oxide semiconductor) technique or RFLDMOS(high frequency lateral double diffusion metal oxide semiconductor) sinking layer (sinker) in technique injects, and usually can relate to ion implantation technology.Concrete example, with the energy of ion implantation for 80Kev, implantation dosage is 7E15 is example, and existing ion implantation technology method generally includes: be coated with optical resistance glue layer at the semiconductor surface, and the thickness of described optical resistance glue layer is 10000A ~ 15000A; By exposure imaging, remove the described optical resistance glue layer in predeterminable area; According to the parameter of above-mentioned ion implantation, carry out ion implantation to described semiconductor surface.
In such scheme, in ion implantation process, high-octane ion bombards semiconductor surface for a long time, make the semiconductor surface of injection region become amorphous state from monocrystalline state, and the semiconductor of non-injection regions remains monocrystalline state, this will at monocrystalline state and amorphous intersection, produce a very large stress, and this stress may cause be full of cracks, cause semiconductor to damage, affect device performance.
Summary of the invention
The invention provides a kind of ion injection method, for solving the problem that existing ion injection method easily causes semiconductor to damage.
The invention provides a kind of ion injection method, comprising:
Form pad oxide at the semiconductor surface;
Employing model is the photoresistance glue of An Zhi Electronic Materials Corp MiR700 type, and the surface of described pad oxide is coated with optical resistance glue layer;
By exposure imaging, remove the described optical resistance glue layer in predeterminable area, and according to the ion implantation parameter preset, carry out ion implantation to described semiconductor surface.
Ion injection method provided by the invention, by forming pad oxide at the semiconductor surface, the surface of described pad oxide is coated with the photoresistance glue that model is An Zhi Electronic Materials Corp (AZ Electronic Material) MiR700 type, carry out the technical scheme of ion implantation after exposure imaging, effectively avoid causing semiconductor to damage in ion implantation process.
Accompanying drawing explanation
The schematic flow sheet of the ion injection method that Fig. 1 provides for the embodiment of the present invention one;
Fig. 2-Fig. 6 is the generalized section of the structure formed in embodiment one implementation.
Embodiment
For making the object of the embodiment of the present invention, technical scheme and advantage clearly, below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is clearly and completely described.For convenience of description, zoomed in or out the size of different layers and region, so size shown in figure and ratio might not represent actual size, also do not reflect the proportionate relationship of size.
The schematic flow sheet of the ion injection method that Fig. 1 provides for the embodiment of the present invention one, in order to know the description of system to the method in the present embodiment, Fig. 2-Fig. 6 is the generalized section of the structure formed in embodiment one implementation, as shown in Figure 1, said method comprising the steps of:
101, pad oxide is formed at the semiconductor surface.
Concrete, perform the generalized section of the described structure after 101 as shown in Figure 2, wherein, described semiconductor label 21 represents, described pad oxide label 22 represents.
Wherein, described semiconductor can be semiconductor element, the silicon of such as monocrystalline silicon, polysilicon or non crystalline structure or SiGe (SiGe), also can be the semiconductor structure of mixing, such as carborundum, indium antimonide, lead telluride, indium arsenide, indium phosphide, GaAs or gallium antimonide, alloy semiconductor or its combination.The present embodiment is not limited at this.
Optionally, the thickness of described pad oxide can be 300A ~ 600A.Concrete, in the present embodiment, use described pad oxide as the resilient coating of ion implantation, the stress between the injection region formed after alleviating ion implantation and non-injection regions, avoid the excessive semiconductor damage caused of stress.
102, employing model is the photoresistance glue of An Zhi Electronic Materials Corp (AZ Electronic Material) MiR700 type, and the surface of described pad oxide is coated with optical resistance glue layer.
Concrete, perform the generalized section of the described structure after 102 as shown in Figure 3, wherein, described optical resistance glue layer label 31 represents.
Wherein, model is the photoresistance glue of An Zhi Electronic Materials Corp MiR700 type, more effectively can protect the semiconductor surface of injection region and non-injection regions intersection, avoids semiconductor to damage further.
103, by exposure imaging, remove the described optical resistance glue layer in predeterminable area, and according to the ion implantation parameter preset, carry out ion implantation to described semiconductor surface.
Concrete, perform after 103, form injection region by the semiconductor surface below predeterminable area, accordingly, perform the generalized section of the described structure after 103 as shown in Figure 4, wherein, described injection region label 41 represents.
It should be noted that, described predeterminable area can be determined according to the device architecture in practical devices manufacturing process, and a kind of embodiment of the just concrete example shown in figure, the present embodiment is not limited.
Concrete example, can pass through ion implantation, inject boron ion, and the dosage of ion implantation is 7 × 10 to described semiconductor surface 15ions/cm 2, the energy of ion implantation is 100 kiloelectron-volts (kev).Accordingly, the thickness of described optical resistance glue layer can be 26000 dusts ( ).
In actual applications, after carrying out ion implantation, also need to remove the remaining optical resistance glue layer of semiconductor surface and pad oxide, to carry out follow-up technological process.Then corresponding, after 103, described method can also comprise:
Remove described optical resistance glue layer and described pad oxide successively.
Concrete, remove the generalized section of the described structure after described optical resistance glue layer as shown in Figure 5, further, remove the generalized section of the described structure after described pad oxide as shown in Figure 6.
Optionally, can hydrofluoric acid be adopted, remove described pad oxide by clean.Concrete, can choose concentration be 1% hydrofluoric acid clean, and the duration of cleaning can be set to 30 minutes.
It should be noted that, in the present embodiment, the structure of each accompanying drawing just carries out the concrete example of ion implantation for existing a kind of common structure, and in actual applications, its structure also can for other structure beyond structure shown in figure.
The ion injection method that the present embodiment provides, by forming pad oxide at the semiconductor surface, the surface of described pad oxide is coated with the photoresistance glue that model is An Zhi Electronic Materials Corp MiR700 type, the technical scheme of ion implantation is carried out after exposure imaging, effectively avoid the semiconductor damage caused in ion implantation process, and then improve the device performance of device.
Last it is noted that above each embodiment is only in order to illustrate technical scheme of the present invention, be not intended to limit; Although with reference to foregoing embodiments to invention has been detailed description, those of ordinary skill in the art is to be understood that: it still can be modified to the technical scheme described in foregoing embodiments, or carries out equivalent replacement to wherein some or all of technical characteristic; And these amendments or replacement, do not make the essence of appropriate technical solution depart from the scope of various embodiments of the present invention technical scheme.

Claims (7)

1. an ion injection method, is characterized in that, comprising:
Form pad oxide at the semiconductor surface;
Employing model is the photoresistance glue of An Zhi Electronic Materials Corp MiR700 type, and the surface of described pad oxide is coated with optical resistance glue layer;
By exposure imaging, remove the described optical resistance glue layer in predeterminable area, and according to the ion implantation parameter preset, carry out ion implantation to described semiconductor surface.
2. method according to claim 1, is characterized in that, the thickness of described pad oxide is 300A ~ 600A.
3. method according to claim 1, is characterized in that, the ion implantation parameter that described basis is preset, and carries out ion implantation, specifically comprise to described semiconductor surface:
By ion implantation, inject boron ion to described semiconductor surface, wherein, the dosage of ion implantation is 7 × 10 15ions/cm 2, the energy of ion implantation is 100kev.
4. method according to claim 3, is characterized in that, the thickness of described optical resistance glue layer is .
5. the method according to any one of claim 1-4, is characterized in that, described to after described semiconductor surface carries out ion implantation, also comprises:
Remove described optical resistance glue layer and described pad oxide successively.
6. method according to claim 5, is characterized in that, the described pad oxide of described removal, specifically comprises:
Adopt hydrofluoric acid, by clean, remove described pad oxide.
7. method according to claim 6, is characterized in that, the concentration of described hydrofluoric acid is 1%, and the duration of described clean is 30 minutes.
CN201410042291.0A 2014-01-28 2014-01-28 Ion implantation method Pending CN104810260A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410042291.0A CN104810260A (en) 2014-01-28 2014-01-28 Ion implantation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410042291.0A CN104810260A (en) 2014-01-28 2014-01-28 Ion implantation method

Publications (1)

Publication Number Publication Date
CN104810260A true CN104810260A (en) 2015-07-29

Family

ID=53694996

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410042291.0A Pending CN104810260A (en) 2014-01-28 2014-01-28 Ion implantation method

Country Status (1)

Country Link
CN (1) CN104810260A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106128945A (en) * 2016-07-18 2016-11-16 上海集成电路研发中心有限公司 A kind of ion injection method
CN107180755A (en) * 2016-03-09 2017-09-19 北大方正集团有限公司 The preparation method of BCD devices
CN107346794A (en) * 2016-05-04 2017-11-14 北大方正集团有限公司 The preparation method of PIN photodiode

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20110076392A (en) * 2009-12-29 2011-07-06 주식회사 동부하이텍 Semiconductor fabrication method
CN102479677A (en) * 2010-11-29 2012-05-30 无锡华润上华半导体有限公司 Semiconductor device and manufacture method thereof
CN102637592A (en) * 2012-04-20 2012-08-15 中国科学院微电子研究所 Manufacturing method of semiconductor structure

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20110076392A (en) * 2009-12-29 2011-07-06 주식회사 동부하이텍 Semiconductor fabrication method
CN102479677A (en) * 2010-11-29 2012-05-30 无锡华润上华半导体有限公司 Semiconductor device and manufacture method thereof
CN102637592A (en) * 2012-04-20 2012-08-15 中国科学院微电子研究所 Manufacturing method of semiconductor structure

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107180755A (en) * 2016-03-09 2017-09-19 北大方正集团有限公司 The preparation method of BCD devices
CN107346794A (en) * 2016-05-04 2017-11-14 北大方正集团有限公司 The preparation method of PIN photodiode
CN107346794B (en) * 2016-05-04 2019-03-19 北大方正集团有限公司 The production method of PIN photodiode
CN106128945A (en) * 2016-07-18 2016-11-16 上海集成电路研发中心有限公司 A kind of ion injection method

Similar Documents

Publication Publication Date Title
CN103633010A (en) Method for preparing ultrathin material on insulator by employing doped ultrathin layer absorption
CN104810260A (en) Ion implantation method
US9490315B2 (en) Power semiconductor device and method of fabricating the same and cutoff ring
CN103187250A (en) Multiple-time epitaxial growth method
CN102479712A (en) Dual gate oxide semiconductor device manufacturing method
CN103050432B (en) The preparation method of a kind of GaAsOI structure and III-V OI structure
CN101958268B (en) Method for producing isolating structure
CN105931952B (en) A kind of manufacturing method of avalanche diode structure
CN205385026U (en) Two -way discharge tube chip
CN104425341A (en) Method for preparing semiconductor material on insulator by low-dose injection
CN104766799B (en) A kind of preparation method of field-effect transistor and corresponding field-effect transistor
CN204361121U (en) A kind of LED chip with SiO2 sidewall PN junction protection process structure
CN101840854B (en) doping method of semiconductor
CN106783859A (en) A kind of floating boom generation method, flash memory floating gate generation method and flash memory fabrication method
CN103021812B (en) A kind of preparation method of III-V OI structure
CN106328523A (en) Method of manufacturing radio-frequency lateral double-diffused MOS (Metal Oxide Semiconductor) device
CN104851799A (en) Method for forming varied doping region and device thereof
CN101882574B (en) Method for doping grid electrode, drain electrode and source electrode in semiconductor manufacturing process
CN107331711B (en) Low-voltage TVS device with ultralow leakage level and manufacturing method thereof
CN103578981B (en) Field terminates the preparation method of insulated gate bipolar transistor
CN102610506A (en) Method for etching bi-grid oxide layer in BCD technology
CN104282622A (en) Manufacturing method of contact holes of integrated circuit
CN103943471A (en) Epitaxial layer forming method and semiconductor structure
CN104241124A (en) Manufacturing method of non punch through reverse conducting insulated gate bipolar transistor
US9018049B2 (en) Method for manufacturing insulated gate bipolar transistor IGBT

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20150729

RJ01 Rejection of invention patent application after publication