CN104793900A - NAND operating method and device - Google Patents

NAND operating method and device Download PDF

Info

Publication number
CN104793900A
CN104793900A CN201510069243.5A CN201510069243A CN104793900A CN 104793900 A CN104793900 A CN 104793900A CN 201510069243 A CN201510069243 A CN 201510069243A CN 104793900 A CN104793900 A CN 104793900A
Authority
CN
China
Prior art keywords
nand
plane
data
data writing
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510069243.5A
Other languages
Chinese (zh)
Inventor
邱东升
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Ingenic Semiconductor Co Ltd
Original Assignee
Beijing Ingenic Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Ingenic Semiconductor Co Ltd filed Critical Beijing Ingenic Semiconductor Co Ltd
Priority to CN201510069243.5A priority Critical patent/CN104793900A/en
Publication of CN104793900A publication Critical patent/CN104793900A/en
Pending legal-status Critical Current

Links

Landscapes

  • Dram (AREA)
  • Read Only Memory (AREA)

Abstract

The embodiment of the invention provides an NAND operating method and device which are used for improving NAND operating efficiency when multiple NANDs exist. The method comprises the steps that the number of NANDs existing in a system is judged; if only one NAND exists, whether two-plane operation can be carried out on the NAND or not is judged, and if yes, data to be written in are written into the NAND according to the preset two-plane operation way; if multiple NANDs exist, data to be written in are written into each NAND in sequence according to the preset data writing operation. By means of the method, the writing waiting time can be sufficiently utilized, and the operating efficiency for multiple NANDs is greatly improved.

Description

A kind of method that NAND is operated and device
Technical field
The present invention relates to communication electronics field, particularly relate to a kind of method that NAND is operated and device.
Background technology
Nand flash memory is a kind of storage scheme more better than hard disk drive, and this shows be still obvious in the low capacity application being no more than 4GB.Along with people continue to pursue the product that power consumption is lower, weight is lighter and performance is better, NAND is just proved to be very attractive.One piece or polylith NAND can be welded at present to reach the object expanding storage capacity on one piece of development board simultaneously.In prior art, the reading/writing method of system to one piece of NAND is as follows:
The method of data is write: receiving after write order in NAND, data message to be written is found according to page address information entrained in write order, after receiving write order, the data message to be written found is written in NAND, this etc. process to be written be referred to as and write wait;
The method of sense data from NAND: receiving after read command, in NAND, data message to be read is found according to page address information entrained in read command, after receiving read command, read by the data message to be read found, this is waited for that the process read is referred to as and reads to wait for.
The present inventor finds, in prior art need to the NAND of more than two pieces read and write data operate time, after must waiting for that the operation of the write or read of first piece of NAND completes, just can carry out the operation of the write or read of next block NAND, namely writing the time of waiting for and reading waiting for all will be wasted, and therefore reduces the efficiency that operates NAND.
Summary of the invention
The embodiment of the present invention provides a kind of method of operating NAND and device, for improving the efficiency operated all NAND when comprising polylith NAND.
To a method of operating of NAND, described method comprises:
There are several pieces of NAND in judgement system;
If only there is one piece of NAND, judge whether to carry out two-plane operation to this NAND, if passable, in this NAND, write data to be written according to the two-plane mode of operation pre-set;
If there is polylith NAND, according to the data writing operation pre-set, data to be written are write according to the order of sequence in each block NAND.
To an operating means of NAND, described device comprises:
, for there are several pieces of NAND in judgement system in judging unit; If only there is one piece of NAND, judge whether to carry out two-plane operation to this NAND, if passable, in this NAND, write data to be written according to the two-plane mode of operation pre-set;
Data to be written, if for there is polylith NAND, according to the data writing operation pre-set, are write in each block NAND by operating unit according to the order of sequence.
Visible, the embodiment of the present invention reads and writes data in the process of operation in wait to current NAND, utilize write latency to operate next NAND, visible the method can make full use of write latency, substantially increases the efficiency operated multiple NAND.Simultaneously for the NAND that can perform two-plane operation, also can utilize the feature of the time of the data to be written such as two-plane operation saving itself, save the stand-by period further.
Accompanying drawing explanation
In order to be illustrated more clearly in the present invention or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below.
A kind of flow chart to NAND that Fig. 1 provides for the embodiment of the present invention;
Concrete a kind of flow chart to NAND that Fig. 2 provides for the embodiment of the present invention;
A kind of operating means structural drawing to NAND that Fig. 3 provides for the embodiment of the present invention.
Embodiment
In order to make those skilled in the art person understand technical scheme in the embodiment of the present invention better, and enable above-mentioned purpose of the present invention, feature and advantage become apparent more, below in conjunction with accompanying drawing, technical scheme in the present invention is described in further detail.
The embodiment of the present invention reads and writes data in the process of operation to current NAND in wait, and utilize write latency to operate next NAND, visible the method can make full use of write latency, substantially increases the efficiency operated multiple NAND.Simultaneously for the NAND that can perform two-plane operation, also can utilize the feature of the time of the data to be written such as two-plane operation saving itself, save the stand-by period further.As shown in Figure 1, detailed process is as follows:
, in judgement system, there are several pieces of NAND in step 11;
Step 12, if only there is one piece of NAND, judges whether to carry out two-plane operation to this NAND, if passable, writes data to be written according to the two-plane mode of operation pre-set in this NAND;
Data to be written, if there is polylith NAND, according to the data writing operation pre-set, are write in each block NAND by step 13 according to the order of sequence.
Concrete, described in judge whether that can carry out two-plane operation to this NAND comprises:
Judge whether the address that the target address information received comprises is continuous print and starts with verso address and cross over two Plane;
If the address that described target address information comprises is continuous print and starts with verso address and cross over two Plane, then determine to carry out two-plane operation.
Concrete, data to be written are write each block NAND and comprise by the described data writing operation according to pre-setting according to the order of sequence:
Data writing operation is carried out to the current blank unit of current NAND, utilizes current write latency, data writing operation is carried out to the current blank unit of next block NAND; Until complete all data writing operation.
Concrete, before carrying out data writing operation, comprise further after determining to there is polylith NAND:
The NAND comprising two or more continuous pages is marked.
Concrete, describedly data writing operation is carried out to current NAND comprise:
Two-plane data manipulation is carried out to the markd NAND of band.
Be introduced with specific embodiment below.
Embodiment one:
The embodiment of the present invention one provides a kind of method of operating to NAND, and the method can improve the efficiency operated all NAND greatly, and detailed process is as follows as shown in Figure 2:
, in judgement system, there are several pieces of NAND in step 21; If only have one piece, then perform step 22; If there is polylith, then perform step 24;
Step 22, judges whether there are two Plane in this NAND, if there are two Plane, then performs step 23; Otherwise, successively data to be written are conventionally write in this NAND;
Step 23, performs write operation according to the mode of operation of two-plane to this NAND;
In this step, detailed process is as follows:
Receiving after write order, determining whether to carry out two-plane operation according to the target address information treated entrained by write order, if can this operation be carried out, in plane, write data successively; Wherein determine whether that can carry out two-plane operation comprises:
One piece of NAND comprises two Plane as shown in Figure 3 respectively: Plane0 and Plane1, each Plane comprises multiple page, the address of each page as shown in the figure, had both comprised the page that address is even number in Plane0, comprise the page that address is odd number in Plane1; In the NAND comprising two Plane, when only having the address comprised when the target address information received to be continuous print and start with verso address and cross over two Plane, two-plane operation can be carried out to this NAND, such as when the target address information received comprises 0,1,2,3, then can carry out two-plane operation to 0 in this NAND, 1 and 2,3, both data were write target address information 0 and 1, and target address information 2 and 3; When the target address information received comprises 1,2,3,4, then can not carry out two-plane operation to 1 in this NAND, 2, two-plane operation can be carried out to 2,3; When the target address information received comprises 0,2,3, then can not carry out two-plane operation to this NAND;
In this step, target address information is directly handed down to NAND by system, to determine the specific address writing data;
The write method used in step 23, mainly make use of two-plane and inherently shortens write latency and the time to be written such as therefore to have saved, therefore greatly can improve the efficiency of the NAND write operation one piece being had to two Plane;
Step 24, if there is polylith NAND, according to the data writing operation pre-set, data to be written write according to the order of sequence in each block NAND, detailed process is as follows:
After receiving write order, data to be written are write successively in all NAND;
In prior art, one piece of NAND order comprises the blank cell of polylith for store data;
Conveniently introduce, as shown in Figure 4, suppose that this step comprises the NAND that 4 pieces do not store data, such as NAND0, NAND1, NAND2, NAND3, NAND4; Every block NAND comprises n blank cell, such as a, b.......n;
Receiving write order, and after determining data to be written, determine that NAND0 is current NAND, and a in NAND0 is current blank unit, now in blank cell a, write data, form current write latency in this process of write data, utilize the current blank unit a of current write latency to NAND1 to carry out data writing operation; Repeat this process until complete the current blank unit data writing operation to all NAND, both now complete the write operation of the current blank unit a to NAND4; If now also have data to need to carry out data writing operation, then repeat above-mentioned steps, data writing operation is carried out to other blank cells, both operated until all data have all write to the blank cell b of each NAND successively from NAND0;
Utilize write latency in this step, multiple NAND can be operated simultaneously, which save the time writing data.
Preferably, in order to improve the efficiency operated multiple NAND further, also can comprise further between step 21 and step 24:
Judge whether to carry out two-plane operation to each NAND, as as shown in step 23, if two-plane operation can be carried out, this NAND being marked, now when performing step 24, two-plane data manipulation can be performed to carrying out labeled NAND simultaneously;
The method that the visible embodiment of the present invention provides, tightly can not save write latency, also can perform two-plane data manipulation to the NAND comprising multiple continuous page simultaneously, greatly can save the data writing operation time to multiple NAND like this.
As shown in Figure 5, the embodiment of the present invention provides a kind of operating means to NAND, is that described device comprises:
, for there are several pieces of NAND in judgement system in judging unit 51; If only there is one piece of NAND, judge whether to carry out two-plane operation to this NAND, if passable, in this NAND, write data to be written according to the two-plane mode of operation pre-set;
Data to be written, if for there is polylith NAND, according to the data writing operation pre-set, are write in each block NAND by operating unit 53 according to the order of sequence.
Described judging unit 51, specifically for:
Judge whether the address that the target address information received comprises is continuous print and starts with verso address and cross over two Plane;
If the address that described target address information comprises is continuous print and starts with verso address and cross over two Plane, then determine to carry out two-plane operation.
Described operating unit 53, specifically for:
Data writing operation is carried out to the current blank unit of current NAND, utilizes current write latency, data writing operation is carried out to the current blank unit of next block NAND; Until complete all data writing operation.
Described device also comprises:
Indexing unit 52, for marking the NAND comprising two or more continuous pages.
Described operating unit 53 specifically for:
Two-plane data manipulation is carried out to the markd NAND of band.
In sum, beneficial effect:
The embodiment of the present invention reads and writes data in the process of operation to current NAND in wait, and utilize write latency to operate next NAND, visible the method can make full use of write latency, substantially increases the efficiency operated multiple NAND.Simultaneously for the NAND that can perform two-plane operation, also can utilize the feature of the time of the data to be written such as two-plane operation saving itself, save the stand-by period further.
The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, all any amendments done within the spirit and principles in the present invention, equivalent replacement and improvement etc., all should be included within protection scope of the present invention.

Claims (10)

1. to a method of operating of NAND, it is characterized in that, described method comprises:
There are several pieces of NAND in judgement system;
If only there is one piece of NAND, judge whether to carry out two-plane operation to this NAND, if passable, in this NAND, write data to be written according to the two-plane mode of operation pre-set;
If there is polylith NAND, according to the data writing operation pre-set, data to be written are write according to the order of sequence in each block NAND.
2. the method for claim 1, is characterized in that, described in judge whether can to this NAND carry out two-plane operation comprise:
Judge whether the address that the target address information received comprises is continuous print and starts with verso address and cross over two Plane;
If the address that described target address information comprises is continuous print and starts with verso address and cross over two Plane, then determine to carry out two-plane operation.
3. the method for claim 1, is characterized in that, the described data writing operation according to pre-setting, and data to be written is write according to the order of sequence each block NAND and comprises:
Data writing operation is carried out to the current blank unit of current NAND, utilizes current write latency, data writing operation is carried out to the current blank unit of next block NAND; Until complete all data writing operation.
4. the method for claim 1, is characterized in that, before carrying out data writing operation, to comprise further after determining to there is polylith NAND:
The NAND comprising two or more continuous pages is marked.
5. method as claimed in claim 4, is characterized in that, describedly carries out data writing operation to current NAND and comprises:
Two-plane data manipulation is carried out to the markd NAND of band.
6. to an operating means of NAND, it is characterized in that, described device comprises:
, for there are several pieces of NAND in judgement system in judging unit; If only there is one piece of NAND, judge whether to carry out two-plane operation to this NAND, if passable, in this NAND, write data to be written according to the two-plane mode of operation pre-set;
Data to be written, if for there is polylith NAND, according to the data writing operation pre-set, are write in each block NAND by operating unit according to the order of sequence.
7. device as claimed in claim 6, is characterized in that, described judging unit, specifically for:
Judge whether the address that the target address information received comprises is continuous print and starts with verso address and cross over two Plane;
If the address that described target address information comprises is continuous print and starts with verso address and cross over two Plane, then determine to carry out two-plane operation.
8. device as claimed in claim 6, is characterized in that, described operating unit, specifically for:
Data writing operation is carried out to the current blank unit of current NAND, utilizes current write latency, data writing operation is carried out to the current blank unit of next block NAND; Until complete all data writing operation.
9. device as claimed in claim 6, it is characterized in that, described device also comprises:
Indexing unit, for marking the NAND comprising two or more continuous pages.
10. device as claimed in claim 9, is characterized in that, described operating unit specifically for:
Two-plane data manipulation is carried out to the markd NAND of band.
CN201510069243.5A 2015-02-10 2015-02-10 NAND operating method and device Pending CN104793900A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510069243.5A CN104793900A (en) 2015-02-10 2015-02-10 NAND operating method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510069243.5A CN104793900A (en) 2015-02-10 2015-02-10 NAND operating method and device

Publications (1)

Publication Number Publication Date
CN104793900A true CN104793900A (en) 2015-07-22

Family

ID=53558723

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510069243.5A Pending CN104793900A (en) 2015-02-10 2015-02-10 NAND operating method and device

Country Status (1)

Country Link
CN (1) CN104793900A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106844222A (en) * 2015-12-03 2017-06-13 西安三星电子研究有限公司 The method and apparatus of the data processing of solid state hard disc

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101593156A (en) * 2008-05-28 2009-12-02 群联电子股份有限公司 The management method of multiple storer, system and controller
US20130185491A1 (en) * 2012-01-17 2013-07-18 Skymedi Corporation Memory controller and a method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101593156A (en) * 2008-05-28 2009-12-02 群联电子股份有限公司 The management method of multiple storer, system and controller
US20130185491A1 (en) * 2012-01-17 2013-07-18 Skymedi Corporation Memory controller and a method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106844222A (en) * 2015-12-03 2017-06-13 西安三星电子研究有限公司 The method and apparatus of the data processing of solid state hard disc

Similar Documents

Publication Publication Date Title
CN107168647B (en) FLASH data read-write method and system
CN101656104B (en) Flash memory storage system and data writing method thereof
CN1645516B (en) Data recovery apparatus and method used for flash memory
CN102722455B (en) Method and device for storing data in flash memory equipment
CN104268095A (en) Memory and data reading/ writing operation method based on memory
CN104461936A (en) Cached data disk brushing method and device
CN101819509A (en) Solid state disk read-write method
CN105630700B (en) A kind of storage system and reading/writing method with secondary cache structure
CN110673789B (en) Metadata storage management method, device, equipment and storage medium of solid state disk
CN104424103A (en) Management method for cache in solid state storage device
CN103455435A (en) Data writing method and device
CN101719099A (en) Method and device for reducing write amplification of solid state disk
CN104317739A (en) Hybrid memory paging method and device
CN104978148A (en) Data writing method and device and data reading method and device
CN102981970B (en) Flash memory management method and system
WO2004059499A3 (en) Memory controller and method for writing to a memory
CN108681509B (en) Method for quickly establishing flash memory mapping table
CN102135943B (en) Storing and accessing method of flash memory data and device thereof
CN105988939A (en) Data storage device and flash memory control method
CN103914397A (en) Flash memory device and management method thereof
CN104050057A (en) Historical sensed data duplicate removal fragment eliminating method and system
CN102096562A (en) Data writing method and device
CN104461784A (en) Single progress bitmap based clone copying method and system
CN103488582A (en) Method and device for writing cache memory
CN105653466A (en) Data storage device and flash memory control method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20150722