CN104756225A - 极薄封装 - Google Patents
极薄封装 Download PDFInfo
- Publication number
- CN104756225A CN104756225A CN201380048042.6A CN201380048042A CN104756225A CN 104756225 A CN104756225 A CN 104756225A CN 201380048042 A CN201380048042 A CN 201380048042A CN 104756225 A CN104756225 A CN 104756225A
- Authority
- CN
- China
- Prior art keywords
- integrated circuit
- emc
- dorsal part
- top side
- grinding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 238000000034 method Methods 0.000 claims abstract description 18
- 238000005538 encapsulation Methods 0.000 claims description 13
- 239000002313 adhesive film Substances 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 7
- 239000010703 silicon Substances 0.000 claims description 7
- 150000001875 compounds Chemical class 0.000 claims description 4
- 239000003822 epoxy resin Substances 0.000 claims description 4
- 229920000647 polyepoxide Polymers 0.000 claims description 4
- 230000001681 protective effect Effects 0.000 claims description 4
- 238000007711 solidification Methods 0.000 claims 1
- 230000008023 solidification Effects 0.000 claims 1
- 229920006336 epoxy molding compound Polymers 0.000 abstract 2
- 238000005516 engineering process Methods 0.000 description 18
- 230000001464 adherent effect Effects 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000008595 infiltration Effects 0.000 description 3
- 238000001764 infiltration Methods 0.000 description 3
- 238000003475 lamination Methods 0.000 description 3
- 238000004590 computer program Methods 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 208000032750 Device leakage Diseases 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 239000000945 filler Substances 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 238000001746 injection moulding Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000010992 reflux Methods 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54433—Marks applied to semiconductor devices or parts containing identification or tracking information
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/54486—Located on package parts, e.g. encapsulation, leads, package substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Grinding Of Cylindrical And Plane Surfaces (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
公开用于实现极薄封装结构的技术。在某些实施例中,器件包含:集成电路,经由连接而连接到引线框或衬底;以及EMC(环氧树脂模制化合物),除了在集成电路的背侧和连接区域之外包围所述集成电路,所述集成电路经由所述连接区域连接到引线框或衬底。
Description
对其它申请的交叉引用
这个申请要求2012年9月20日提交的题为“EXTREMELY THIN PACKAGE”的美国临时专利申请号61/703,708的优先权,所述美国临时专利申请号61/703,708出于所有目的通过引用被结合于本文中。
背景技术
典型的芯片制造装配工艺包括:应用EMC(环氧树脂模制化合物)来覆盖器件的整个区域,使器件经受在引线上电镀,以及然后经由锯片分离器件。EMC填充剂保护集成电路免于发光诱导的泄露和湿气渗透,但是也促成总体封装厚度。图1说明了由先前提到的装配工艺产生的典型的器件结构。如所描绘的,包围集成电路(即芯片)的EMC大大地促成产生的器件尺寸。
附图说明
在下面的详细描述和附图中公开了本发明的各种实施例。
图1说明了由典型的装配工艺产生的现有技术的器件结构。
图2A说明了由包括研磨工艺的装配工艺产生的封装结构的实施例。
图2B说明了由包括研磨工艺的装配工艺产生的封装结构的实施例。
图3A-3Q说明了用于生成极薄封装结构的装配工艺的实施例。
图3R说明了由公开的装配工艺产生的器件的示例尺寸。
具体实施方式
本发明能够以多种方式实现,包括工艺、装置、***、物质成分、体现在计算机可读存储介质上的计算机程序产品、和/或处理器,比如配置成执行指令的处理器,所述指令存储在与处理器耦合的存储器上并且/或者由该存储器提供。在这个说明书中,这些实现、或者本发明可以采用的任何其他的形式,可以被称为技术。一般而言,公开的工艺的步骤顺序可以在发明的范围内更改。除非另有阐述,部件比如描述为被配置成执行任务的处理器或存储器可以被实现为在给定时间内被临时配置成执行任务的通用部件或者被实现为被制造成执行任务的特定部件。在本文中使用的术语‘处理器’指代一个或者更多的器件、电路和/或被配置成处理数据比如计算机程序指令的处理核心。
下面连同说明发明的原理的附图一起提供对发明的一个或多个实施例的详细描述。发明被与这样的实施例结合地描述,但是发明并不限制于任何的实施例。发明的范围仅受权利要求所限制,并且发明涵盖许多的替代、修改和等价方案。在下面的描述中提出了许多的具体细节以便提供对发明的透彻的理解。这些细节被提供用于示例的目的,并且本发明可以根据权利要求来实行而没有这些具体细节中的一些或所有。为了清晰的目的,没有详细描述在与本发明相关的技术领域中所已知的技术材料,以便发明不被不必要地模糊。
在本文中公开了用于实现更薄封装厚度的各种技术。如进一步描述的,公开的装配工艺包括用于降低总器件厚度的研磨工艺。研磨工艺促进多种类型的更薄封装结构。在一些实施例中,采用研磨工艺使集成电路(即芯片)的背侧暴露,这可以对不敏感的发光器件是可接受的。替代地,粘附带可以例如被施加在研磨面上以保护集成电路免于发光诱导的泄露和湿气渗透。
图2A说明了由包括研磨工艺的装配工艺产生的封装结构的实施例。如所描绘的,封装结构200包括集成电路(即芯片)202,它部分地被EMC(环氧树脂模制化合物)204包围并且经由突起208连接到引线框(L/F)或者衬底206。在某些实施例中,封装结构200由如下步骤产生:在EMC注入之后使整个引线框或衬底经受顶侧研磨,直到至少芯片的背侧暴露和/或实现期望的厚度。在给定的示例中,封装结构200包括粘附带(即层压膜)210,它被施加在器件的顶部(即倒装芯片202的背侧)上以保护芯片。封装结构200可以包括例如极薄DFN(双扁平无引线)封装或者QFN(方形扁平无引线)封装。
图2B说明了由包括研磨工艺的装配工艺产生的封装结构的实施例。如所描绘的,封装结构220包括集成电路(即芯片)222,它部分地被EMC224包围并且经由突起228连接到引线框(L/F)或者衬底226。在某些实施例中,封装结构220由如下步骤产生:在EMC注入之后使整个引线框或衬底经受顶侧研磨,直到至少芯片的背侧暴露和/或实现期望的厚度。在这个示例中,使集成电路222的背侧暴露,即没有如在图2的实施例中那样施加粘附带。封装结构220可以包括例如暴露的硅极薄DFN或者QFN封装。
图3A-3Q说明用于生成极薄封装结构(诸如关于图2A-2B所描述的那些)的装配工艺的实施例。图3A说明切割晶圆300以分离在晶圆300中的每个芯片302。如在图3A中进一步描绘的,每个芯片302随后经历倒装、助焊剂浸渍以及安装到引线框或者衬底304上。图3B说明倒装芯片安装到引线框或者衬底304上。图3C说明回流步骤以连接芯片302和引线框或衬底304之间的突起。回流温度轮廓取决于突起成分和特性。图3D说明模制步骤,该模制步骤例如由注塑工具执行。如所描绘的,在这个步骤期间芯片302被EMC306所包围。
图3A-3D也说明背侧粘附带305,其可应用于其中芯片302被安装到引线框304的实施例。图3E说明用于移除背侧粘附带305的步骤。图3F说明在其中芯片302被安装到引线框304的实施例中用于提供引线修整307的引线电镀步骤。在其中芯片302被安装到衬底304的实施例中,衬底的端子/引线已经进行预电镀修整。图3G说明引线框/衬底安装(即背侧层压)步骤。如所描绘的,施加背侧安装带308以准备随后的顶侧研磨。
图3H说明使用研磨轮310执行顶侧研磨所经的研磨步骤。这个顶侧研磨工艺被专门引入到装配工艺中以实现期望的封装厚度,并且未被使用在其他现存的DFN/QFN工艺中。图3I说明继续的顶侧研磨直到实现期望的芯片和/或总器件厚度。在某些实施例中,一旦芯片302的背侧暴露就停止研磨。替代地,如在图3I中所描绘的,一旦实现期望的芯片厚度就停止研磨。一旦研磨完成,研磨表面例如被抛光以释放在研磨期间引入的剪应力和/或增加在研磨表面和顶粘附膜(其被用于极薄DFN/QFN封装,比如在图2A中描绘的封装结构200)之间的粘附。
图3J说明剥带步骤,在该剥带步骤中背侧安装带308被移除。图3K说明层压步骤,在该层压步骤中放置顶侧粘附膜312以保护器件免于发光诱导的泄露(对于对发光敏感的器件而言)和湿气渗透。图3L说明层压物固化313步骤,其中顶侧粘附膜312被处理以确保与下面的EMC和芯片背侧的粘附。图3M说明其中出于器件识别和可追踪性目的而对顶侧进行标记的标记步骤,并且说明在标记之后的顶视图314。
图3N说明安装步骤,在该安装步骤中引线框/衬底304被倒装并且安装带316被施加用于在随后的封装锯切步骤期间把器件保持在合适的位置。锯切工艺在引线框/衬底304上执行。图3O说明锯切步骤,其中经由锯片318分离每个器件。图3P说明封装锯切分割步骤的完成。图3Q说明其中手动擦洗安装带316并且/或者为了批量封装、(电气)测试和/或缠带/封装320而采用拾放操纵器以从带316移除器件的步骤。
虽然在图3A-3Q中描绘的装配工艺中说明特定的步骤顺序,但是在其他的实施例中可以更改步骤的顺序。例如,图3H-3I的研磨工艺可以在装配工艺的任何合适的阶段执行。此外,顶侧粘附膜312的包括是可选的。也就是,在暴露的硅封装结构比如在图2B中描绘的封装结构220中不包括顶侧粘附膜312。
图3R说明由图3A-3Q的装配工艺产生的器件的示例尺寸。给定的表格提供针对极薄DFN(ETDFN)和极薄QFN(ETQFN)封装以及暴露的硅极薄DFN(ESETDFN)和暴露的硅极薄QFN(ESETQFN)封装的示例尺寸。总的来说,由于包括的研磨工艺可实现更薄封装。
虽然出于清晰理解的目的,已相当详细地描述了前述的实施例,但是本发明并不限制于提供的细节。存在很多实现发明的替代方式。公开的实施例是说明性的而不是限制性的。
Claims (20)
1.一种器件,包含:
集成电路,经由连接而连接到引线框或衬底;以及
EMC(环氧树脂模制化合物),除了在集成电路的背侧和连接区域之外包围所述集成电路,所述集成电路经由所述连接区域连接到引线框或衬底。
2.权利要求1的器件,其中在器件装配期间集成电路的背侧和器件的顶侧之间的EMC被移除。
3.权利要求1的器件,其中在器件装配期间研磨被用来从器件的顶侧移除EMC并且暴露集成电路的背侧。
4.权利要求3的器件,其中研磨包括使引线框或衬底经受顶侧研磨,直至暴露集成电路的背侧。
5.权利要求3的器件,其中研磨包括使引线框或衬底经受顶侧研磨,直至实现期望的封装厚度。
6.权利要求1的器件,其中集成电路的背侧包含暴露的硅。
7.权利要求1的器件,进一步包含:粘附膜,被施加到器件的顶侧以保护暴露的集成电路的背侧。
8.权利要求7的器件,其中粘附膜被固化以改进与下面的EMC和集成电路背侧的粘附。
9.权利要求1的器件,其中器件包含极薄DFN(双扁平无引线)或者QFN(方形扁平无引线)封装。
10.权利要求1的器件,其中器件包含暴露的硅极薄DFN(双扁平无引线)或者QFN(方形扁平无引线)封装。
11.一种方法,包含:
用EMC(环氧树脂模制化合物)模制包含连接到引线框或者衬底的集成电路的器件;并且
在器件顶侧上研磨EMC以降低器件厚度。
12.权利要求11的方法,其中在器件顶侧上研磨EMC包括研磨直到集成电路的背侧暴露。
13.权利要求11的方法,其中在器件顶侧上研磨EMC包括研磨集成电路的背侧。
14.权利要求11的方法,其中在器件顶侧上研磨EMC包括研磨集成电路背侧以实现规定的集成电路厚度。
15.权利要求11的方法,其中在器件顶侧上研磨EMC包括移除集成电路的背侧和器件的顶侧之间的EMC。
16.权利要求11的方法,进一步包含把粘附膜施加到器件顶侧以保护集成电路。
17.权利要求16的方法,其中所述粘附膜保护集成电路的暴露的背侧。
18.权利要求16的方法,进一步包含固化粘附膜以改进与下面的EMC和集成电路背侧的粘附。
19.权利要求11的方法,其中器件包含极薄DFN(双扁平无引线)或者QFN(方形扁平无引线)封装。
20.权利要求11的方法,其中器件包含暴露的硅极薄DFN(双扁平无引线)或者QFN(方形扁平无引线)封装。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010073670.1A CN111508908A (zh) | 2012-09-20 | 2013-09-20 | 极薄封装 |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261703708P | 2012-09-20 | 2012-09-20 | |
US61/703708 | 2012-09-20 | ||
PCT/US2013/060981 WO2014047471A1 (en) | 2012-09-20 | 2013-09-20 | Extremely thin package |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010073670.1A Division CN111508908A (zh) | 2012-09-20 | 2013-09-20 | 极薄封装 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN104756225A true CN104756225A (zh) | 2015-07-01 |
Family
ID=50338057
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010073670.1A Pending CN111508908A (zh) | 2012-09-20 | 2013-09-20 | 极薄封装 |
CN201380048042.6A Pending CN104756225A (zh) | 2012-09-20 | 2013-09-20 | 极薄封装 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010073670.1A Pending CN111508908A (zh) | 2012-09-20 | 2013-09-20 | 极薄封装 |
Country Status (4)
Country | Link |
---|---|
US (2) | US9147629B2 (zh) |
JP (1) | JP6498118B2 (zh) |
CN (2) | CN111508908A (zh) |
WO (1) | WO2014047471A1 (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI453831B (zh) | 2010-09-09 | 2014-09-21 | 台灣捷康綜合有限公司 | 半導體封裝結構及其製造方法 |
JP6498118B2 (ja) * | 2012-09-20 | 2019-04-10 | シレゴ・テクノロジー・インコーポレーテッドSilego Technology Incorporated | デバイスおよび方法 |
US9589929B2 (en) * | 2013-03-14 | 2017-03-07 | Vishay-Siliconix | Method for fabricating stack die package |
US9966330B2 (en) | 2013-03-14 | 2018-05-08 | Vishay-Siliconix | Stack die package |
US9601656B1 (en) * | 2014-06-13 | 2017-03-21 | Silego Technology, Inc. | Method of manufacturing low cost, high efficiency LED |
US9425304B2 (en) | 2014-08-21 | 2016-08-23 | Vishay-Siliconix | Transistor structure with improved unclamped inductive switching immunity |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020063673A (ko) * | 2001-01-30 | 2002-08-05 | 삼성전자 주식회사 | 경화형 웨이퍼 실장 테이프를 이용한 플립 칩 패키지제조방법 |
JP2004158739A (ja) * | 2002-11-08 | 2004-06-03 | Toshiba Corp | 樹脂封止型半導体装置およびその製造方法 |
US6750082B2 (en) * | 2002-09-13 | 2004-06-15 | Advanpack Solutions Pte. Ltd. | Method of assembling a package with an exposed die backside with and without a heatsink for flip-chip |
US6870248B1 (en) * | 1999-06-07 | 2005-03-22 | Rohm Co., Ltd. | Semiconductor chip with external connecting terminal |
JP2007126622A (ja) * | 2005-10-06 | 2007-05-24 | Hitachi Chem Co Ltd | 接着シート、半導体装置及び半導体装置の製造方法 |
CN101471317A (zh) * | 2007-12-26 | 2009-07-01 | 联发科技股份有限公司 | 引线框架封装及引线框架 |
CN101563756A (zh) * | 2005-06-09 | 2009-10-21 | 万国半导体股份有限公司 | 制造覆晶于半导体组件封装的晶圆级无凸块式方法 |
US20100046183A1 (en) * | 2008-08-19 | 2010-02-25 | Park Hyungsang | Integrated circuit package system |
US20110062599A1 (en) * | 2009-09-17 | 2011-03-17 | Joon Dong Kim | Integrated circuit packaging system with package stacking and method of manufacture thereof |
CN102187468A (zh) * | 2009-06-22 | 2011-09-14 | 松下电器产业株式会社 | 光半导体装置及使用其的光拾取装置以及电子设备 |
CN102237342A (zh) * | 2010-05-05 | 2011-11-09 | 中兴通讯股份有限公司 | 一种无线通讯模块产品 |
CN102339817A (zh) * | 2010-07-15 | 2012-02-01 | 株式会社东芝 | 半导体封装以及使用其的移动设备 |
CN102569099A (zh) * | 2010-12-28 | 2012-07-11 | 万国半导体(开曼)股份有限公司 | 一种倒装芯片的封装方法 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001007238A (ja) * | 1999-06-08 | 2001-01-12 | Taishu Denno Kofun Yugenkoshi | ウエハーレベルの集積回路装置のパッケージ方法 |
JP3921885B2 (ja) * | 1999-08-25 | 2007-05-30 | 松下電器産業株式会社 | 樹脂封止型半導体装置の製造方法 |
JP3537400B2 (ja) * | 2000-03-17 | 2004-06-14 | 松下電器産業株式会社 | 半導体内蔵モジュール及びその製造方法 |
JP2001274269A (ja) * | 2000-03-24 | 2001-10-05 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JP2004015015A (ja) * | 2002-06-11 | 2004-01-15 | Renesas Technology Corp | 半導体装置及びその製造方法 |
CN101375382B (zh) * | 2003-08-14 | 2011-04-20 | 宇芯(毛里求斯)控股有限公司 | 半导体器件封装及其制造方法 |
JP2007123506A (ja) * | 2005-10-27 | 2007-05-17 | Kyocera Corp | 回路モジュールの製造方法 |
KR20070081007A (ko) * | 2006-02-09 | 2007-08-14 | 삼성전자주식회사 | 코팅층을 갖는 반도체 칩 패키지와 그 제조 방법 |
JP2006279088A (ja) * | 2006-07-18 | 2006-10-12 | Renesas Technology Corp | 半導体装置の製造方法 |
US7700458B2 (en) * | 2006-08-04 | 2010-04-20 | Stats Chippac Ltd. | Integrated circuit package system employing wafer level chip scale packaging |
JP4858021B2 (ja) * | 2006-09-06 | 2012-01-18 | セイコーエプソン株式会社 | 電気光学装置、及び電子機器 |
US8354742B2 (en) | 2008-03-31 | 2013-01-15 | Stats Chippac, Ltd. | Method and apparatus for a package having multiple stacked die |
US7969018B2 (en) * | 2008-07-15 | 2011-06-28 | Infineon Technologies Ag | Stacked semiconductor chips with separate encapsulations |
US8163601B2 (en) | 2010-05-24 | 2012-04-24 | Alpha & Omega Semiconductor, Inc. | Chip-exposed semiconductor device and its packaging method |
KR101695352B1 (ko) | 2010-08-12 | 2017-01-12 | 삼성전자 주식회사 | 리드 프레임 및 이를 갖는 반도체 패키지 |
JP6498118B2 (ja) * | 2012-09-20 | 2019-04-10 | シレゴ・テクノロジー・インコーポレーテッドSilego Technology Incorporated | デバイスおよび方法 |
-
2013
- 2013-09-20 JP JP2015533227A patent/JP6498118B2/ja active Active
- 2013-09-20 CN CN202010073670.1A patent/CN111508908A/zh active Pending
- 2013-09-20 WO PCT/US2013/060981 patent/WO2014047471A1/en active Application Filing
- 2013-09-20 CN CN201380048042.6A patent/CN104756225A/zh active Pending
- 2013-09-20 US US14/032,696 patent/US9147629B2/en active Active
-
2015
- 2015-08-24 US US14/834,333 patent/US9735018B2/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6870248B1 (en) * | 1999-06-07 | 2005-03-22 | Rohm Co., Ltd. | Semiconductor chip with external connecting terminal |
KR20020063673A (ko) * | 2001-01-30 | 2002-08-05 | 삼성전자 주식회사 | 경화형 웨이퍼 실장 테이프를 이용한 플립 칩 패키지제조방법 |
US6750082B2 (en) * | 2002-09-13 | 2004-06-15 | Advanpack Solutions Pte. Ltd. | Method of assembling a package with an exposed die backside with and without a heatsink for flip-chip |
JP2004158739A (ja) * | 2002-11-08 | 2004-06-03 | Toshiba Corp | 樹脂封止型半導体装置およびその製造方法 |
CN101563756A (zh) * | 2005-06-09 | 2009-10-21 | 万国半导体股份有限公司 | 制造覆晶于半导体组件封装的晶圆级无凸块式方法 |
JP2007126622A (ja) * | 2005-10-06 | 2007-05-24 | Hitachi Chem Co Ltd | 接着シート、半導体装置及び半導体装置の製造方法 |
CN101471317A (zh) * | 2007-12-26 | 2009-07-01 | 联发科技股份有限公司 | 引线框架封装及引线框架 |
US20100046183A1 (en) * | 2008-08-19 | 2010-02-25 | Park Hyungsang | Integrated circuit package system |
CN102187468A (zh) * | 2009-06-22 | 2011-09-14 | 松下电器产业株式会社 | 光半导体装置及使用其的光拾取装置以及电子设备 |
US20110062599A1 (en) * | 2009-09-17 | 2011-03-17 | Joon Dong Kim | Integrated circuit packaging system with package stacking and method of manufacture thereof |
CN102237342A (zh) * | 2010-05-05 | 2011-11-09 | 中兴通讯股份有限公司 | 一种无线通讯模块产品 |
CN102339817A (zh) * | 2010-07-15 | 2012-02-01 | 株式会社东芝 | 半导体封装以及使用其的移动设备 |
CN102569099A (zh) * | 2010-12-28 | 2012-07-11 | 万国半导体(开曼)股份有限公司 | 一种倒装芯片的封装方法 |
Also Published As
Publication number | Publication date |
---|---|
US9147629B2 (en) | 2015-09-29 |
WO2014047471A1 (en) | 2014-03-27 |
US9735018B2 (en) | 2017-08-15 |
JP2015532017A (ja) | 2015-11-05 |
JP6498118B2 (ja) | 2019-04-10 |
US20150364331A1 (en) | 2015-12-17 |
CN111508908A (zh) | 2020-08-07 |
US20140084429A1 (en) | 2014-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104756225A (zh) | 极薄封装 | |
US8535978B2 (en) | Die up fully molded fan-out wafer level packaging | |
US8922021B2 (en) | Die up fully molded fan-out wafer level packaging | |
CN203300631U (zh) | 半导体器件 | |
US20230057803A1 (en) | Semiconductor device with redistribution layers on partial encapsulation and non-photosensitive passivation layers | |
US8124471B2 (en) | Method of post-mold grinding a semiconductor package | |
US20140091458A1 (en) | Encapsulated wafer-level chip scale (wlscp) pedestal packaging | |
US7790512B1 (en) | Molded leadframe substrate semiconductor package | |
US20070155049A1 (en) | Method for Manufacturing Chip Package Structures | |
US9337086B2 (en) | Die up fully molded fan-out wafer level packaging | |
US20140138805A1 (en) | System for No-Lead Integrated Circuit Packages Without Tape Frame | |
US20070190688A1 (en) | Method for manufacturing semiconductor device with protection layer | |
US11735435B2 (en) | Quad flat no lead package and method of making | |
KR20140017544A (ko) | 다이싱 테이프 상에 사전 절단 웨이퍼가 도포된 언더필 필름 | |
JP3756689B2 (ja) | 半導体装置及びその製造方法 | |
KR102487681B1 (ko) | 반도체 장치의 제조 방법 | |
US20090025882A1 (en) | Die molding for flip chip molded matrix array package using uv curable tape | |
CN114446804A (zh) | 用于制造半导体封装结构的方法和*** | |
CN112687535A (zh) | Iii-v族材料芯片去层方法 | |
TW200933757A (en) | Semiconductor packaging method | |
JP3330890B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
KR20140137535A (ko) | 집적회로 패키지 제조방법 | |
KR100600178B1 (ko) | 반도체 패키지의 제조 방법 | |
JP2005045041A (ja) | 半導体パッケージおよびその製造方法 | |
JP2003332269A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20150701 |