CN104581835B - Map the device and method of downlink reference signal - Google Patents
Map the device and method of downlink reference signal Download PDFInfo
- Publication number
- CN104581835B CN104581835B CN201310522154.2A CN201310522154A CN104581835B CN 104581835 B CN104581835 B CN 104581835B CN 201310522154 A CN201310522154 A CN 201310522154A CN 104581835 B CN104581835 B CN 104581835B
- Authority
- CN
- China
- Prior art keywords
- reference signal
- signal sequence
- bitmap
- label
- resource
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Mobile Radio Communication Systems (AREA)
Abstract
This application discloses a kind of device and methods of mapping downlink reference signal.Device includes：Memory, processor and hardware accelerator；Memory, for storing reference signal pattern, reference signal pattern includes the bitmap for being used to indicate distribution of the reference signal sequence in unit running time-frequency resource, unit running time-frequency resource includes multiple resource particles, bitmap includes at least the first label and the second label, first label indicates that the corresponding resource particle of the first label indicates that the corresponding resource particle of the second label is not used in the carrying reference signal sequence for carrying reference signal sequence, the second label；Processor reads reference signal pattern for generating reference signal sequence, and from memory, and reference signal pattern and reference signal sequence is allocated to hardware accelerator；Hardware accelerator obtains reference signal for reference signal sequence to be mapped in the resource particle corresponding to the first label based on reference signal pattern.
Description
Technical field
This application involves the communications field, especially a kind of device and method of mapping downlink reference signal.
Background technology
In order to enable communication can be smoothed out between base station and mobile terminal, information is sent to mobile terminal in base station
In downlink, it usually needs mapping reference signal, such as：Cell reference signals（Cell Reference Signal, CRS）,
Location reference signals（Position Reference Signal, PRS）, channel status reference signal（ChannelState
Information Reference Signal, CSI-RS）Deng.
Reference signal includes reference signal sequence and reference signal pattern.
Reference signal sequence is a kind of pseudo-random sequence made an appointment between transmitting terminal and receiving terminal, is terminated by receiving
The situation of the reference signal sequence received can estimate the situation of channel.
Reference signal pattern is the situation that reference signal sequence is distributed in unit running time-frequency resource.Refering to fig. 1-3, Fig. 1 is
The schematic diagram of one embodiment of reference signal pattern when 1 antenna port of the prior art.Fig. 2 is 2 antenna ports of the prior art
When one embodiment of reference signal pattern schematic diagram.Reference signal pattern one when Fig. 3 is 4 antenna ports of the prior art is real
Apply the schematic diagram of example.
In running time-frequency resource shown in FIG. 1, abscissa is time domain, and time domain is a subframe（Subframe）, length 1ms,
Each subframe includes 2 time slots（Slot）, i.e., each slot length is 0.5ms.Using general cyclic prefix（CP）, each slot
Including 7 symbols.Ordinate is frequency domain, and frequency domain is a resource block（Resource Block, RB）, each RB includes 12 sons
Carrier wave.Know again, it is exactly a resource particle that a symbol, which is multiplied by a subcarrier,（Resource Element, RE）, so, figure
In, a lattice represents a RE.R is used in figure0The lattice of label indicates the RE for carrying reference signal sequence R0, and
The lattice of blank indicates that the RE cannot be used for carrying reference signal sequence R in figure0（For example, this RE is for carrying data）.
Indicate that the RE is used to carry reference signal sequence in another antenna port with the RE of Shadow marks in Fig. 2, institute
Cannot be used for transmitting any data in this antenna port.Use letter r0The lattice of label indicates the RE in first antenna
In port, for carrying reference signal sequence R0.Use letter r1The lattice of label indicates the RE in second antenna port,
For carrying reference signal sequence R1。
Indicate that the RE is used to carry reference signal sequence in other antenna ports with the RE of Shadow marks in Fig. 3, so,
It cannot be used for transmitting any data in this antenna port.Use letter r0The lattice of label indicates the RE in first antenna port
In, for carrying reference signal sequence R0.Use letter r1The lattice of label indicates that the RE in second antenna port, is used for
Carry reference signal sequence R1.Use letter r2The lattice of label indicates the RE in third antenna port, for carrying reference
Signal sequence R2.Use letter r3The lattice of label indicates the RE in the 4th antenna port, for carrying reference signal sequence
R3。
The prior art provides a kind of structural schematic diagram of one embodiment of base station, is in the prior art refering to Fig. 4, Fig. 4
The structural schematic diagram of one embodiment of base station.The base station of present embodiment includes：Hardware accelerator 410 and OFDM connected in sequence
Signal generator 420.
Hardware accelerator 410 is used for according to existing protocol, by hardware algorithm in internal self-produced raw reference signal pattern and
Reference signal sequence, and reference signal sequence is mapped in resource particle according to reference signal pattern.
Ofdm signal generator 420 is used to the data of each antenna port generating time domain OFDM signal, wherein the day
The data of line end mouth include reference signal and non-reference signal.
But under this approach, due to hardware accelerator 410 by hardware algorithm in internal curing existing protocol, it is raw
At reference signal sequence and reference signal pattern, once the design of hardware accelerator 410 is completed, reference signal sequence or reference signal
Pattern is just fixed up, so as to cause the modification of reference signal sequence or pattern in the evolution for not adapting to new agreement, also not
It adapts to increase reference signal, poor expandability in new agreement evolution newly.
Invention content
The application can be repaiied flexibly mainly solving the technical problems that provide mapping the device and method of downlink reference signal
Change reference signal pattern or reference signal sequence, scalability is strong.
In order to solve the above technical problems, the application first aspect provides a kind of device of mapping downlink reference signal, including：
Memory, processor and hardware accelerator；The memory, for storing reference signal pattern, the reference signal pattern packet
The bitmap for being used to indicate distribution of the reference signal sequence in unit running time-frequency resource is included, the unit running time-frequency resource includes multiple moneys
Source particle, the bitmap include at least the first label and the second label, and first label indicates that the first label institute is right
The resource particle answered indicates the corresponding resource particle of second label for carrying reference signal sequence, second label
It is not used in the carrying reference signal sequence；The processor is read for generating reference signal sequence, and from the memory
The reference signal pattern, and the reference signal pattern and reference signal sequence are allocated to the hardware accelerator；It is described
The reference signal sequence is mapped to corresponding to first label by hardware accelerator for being based on the reference signal pattern
Resource particle on obtain reference signal, wherein the reference signal is sent to receiving terminal and by the receiving terminal for believing
Estimate in road.
With reference to first aspect, in the first possible embodiment of the application first aspect, the unit running time-frequency resource
At least one OFDM symbol is occupied in the time domain and occupies multiple resource blocks on frequency domain, wherein just at one
It hands in frequency division multiplexing symbol, each resource block occupies multiple bits of the bitmap, and each bit is for carrying in the bitmap
One label.
With reference to first aspect and the first possible embodiment of first aspect, second of the application first aspect
In possible embodiment, further include：Interface is coupling between the processor and the hardware accelerator, for receiving
The bitmap in the reference signal pattern of processor generation is stated, and gives the bitmap transmissions to the hardware accelerator；The interface packet
Address continuously multiple ports are included, the multiple labels for including for transmitting the bitmap successively.
With reference to first aspect, in the third possible embodiment of the application first aspect, the interface is additionally operable to connect
The reference signal sequence that the processor generates is received, and the reference signal sequence is transferred to the hardware accelerator.
The third possible embodiment of second of possible embodiment and first aspect with reference to first aspect,
In 4th kind of possible embodiment of the application first aspect, the quantity of the multiple port is configured as variable.
In order to solve the above technical problems, the method that the application second aspect provides mapping downlink reference signal, including：From depositing
Reservoir reads reference signal pattern, and the reference signal pattern includes being used to indicate reference signal sequence in unit running time-frequency resource
Distribution bitmap, the unit running time-frequency resource includes multiple resource particles, and the bitmap includes at least the first label and the
Two labels, first label indicates that described first marks corresponding resource particle for carrying reference signal sequence, described
Second label indicates that the corresponding resource particle of second label is not used in the carrying reference signal sequence；It generates with reference to letter
Number sequence；The reference signal pattern and reference signal sequence are allocated to hardware accelerator；Pass through the hardware accelerator, base
The reference signal sequence is mapped in the corresponding resource particle of first label in the reference signal pattern and is obtained
Reference signal, wherein the reference signal is sent to receiving terminal and is used for channel estimation by the receiving terminal.
In conjunction with second aspect, in the first possible embodiment of the application second aspect, the unit running time-frequency resource
At least one OFDM symbol is occupied in the time domain and occupies multiple resource blocks on frequency domain, wherein just at one
It hands in frequency division multiplexing symbol, each resource block occupies multiple bits of the bitmap, and each bit is for carrying in the bitmap
One label.
In conjunction with the possible embodiment of the first of second aspect and second aspect, second of the application second aspect
It is described the reference signal pattern and reference signal sequence are allocated to hardware accelerator to include in possible embodiment：It is logical
The bitmap in reference signal pattern described in interface is crossed, and gives the bitmap transmissions to the hardware accelerator；The interface packet
Address continuously multiple ports are included, the multiple labels for including for transmitting the bitmap successively.
It is described to believe the reference in the third possible embodiment of the application second aspect in conjunction with second aspect
Number pattern and reference signal sequence are allocated to hardware accelerator and further include：By reference signal sequence described in the interface,
And the reference signal sequence is transferred to the hardware accelerator.
In conjunction with second of possible embodiment of second aspect and the third possible embodiment of second aspect,
In 4th kind of possible embodiment of the application second aspect, the quantity of the multiple port is configured as variable.
Said program from memory reading by being used to indicate distribution of the reference signal sequence in unit running time-frequency resource
After the reference signal pattern of bitmap, reference signal sequence is generated, and reference signal pattern and reference signal sequence are allocated to firmly
It is right to be mapped to the first label institute then by hardware accelerator by part accelerator based on reference signal pattern for reference signal sequence
Reference signal is obtained in the resource particle answered, and realizes mapping downlink reference signal.Since reference signal pattern is the shape with bitmap
Formula stores in memory, so, when needing to change the pattern of reference signal pattern, it only need to accordingly change the position in memory
Figure has strong scalability to realize flexibly modification reference signal pattern and newly-increased reference signal；By that will join
Signal pattern to be examined to store in the form of a bitmap in memory, each resource particle need to be only marked with a bit,
Realize reduces the flow of software and hardware interaction to the greatest extent.Moreover, reference signal sequence is also stored in memory, when need
When changing reference signal sequence, reference signal sequence need to be directly only changed, to realize flexibly modification reference signal
Sequence.
When antenna port has it is multiple when, due to hardware accelerator only need read reference signal effective antenna port position
Figure and effective reference signal sequence interact flow to save software and hardware.
Description of the drawings
The schematic diagram of one embodiment of reference signal pattern when Fig. 1 is 1 antenna port of the prior art；
The schematic diagram of one embodiment of reference signal pattern when Fig. 2 is 2 antenna ports of the prior art；
The schematic diagram of one embodiment of reference signal pattern when Fig. 3 is 4 antenna ports of the prior art；
Fig. 4 is the structural schematic diagram of one embodiment of base station in the prior art；
Fig. 5 is the structural schematic diagram of one embodiment of the application base station；
Fig. 6 is the bitmap and reference signal sequence corresponding to the reference signal pattern of the single port of the application reference signal
The structural schematic diagram of one embodiment；
Mapping schematic diagram when Fig. 7 is a resource block of symbol 4 in the application mapping graph 1；
Fig. 8 is the bitmap and reference signal sequence corresponding to the reference signal pattern of the multiport of the application reference signal
The structural schematic diagram of one embodiment；
Fig. 9 is the flow chart for one embodiment of method that the application maps downlink reference signal；
Figure 10 is the flow chart for another embodiment of method that the application maps downlink reference signal.
Specific implementation mode
In being described below, for illustration and not for limitation, it is proposed that such as specific system structure, interface, technology it
The detail of class, so as to provide a thorough understanding of the present application.However, it will be clear to one skilled in the art that there is no these specific
The application can also be realized in the other embodiment of details.In other situations, omit to well-known device, circuit with
And the detailed description of method, so as not to obscure the description of the present application with unnecessary details.
It is the structural schematic diagram of one embodiment of the application base station refering to Fig. 5, Fig. 5.The base station of present embodiment includes：It deposits
Reservoir 510, processor 520 and hardware accelerator 540.Wherein, processor 520 is separately connected memory 510 and hardware-accelerated
Device 540.
Memory 510, for storing reference signal pattern, reference signal pattern includes being used to indicate reference signal sequence to exist
The bitmap of distribution in unit running time-frequency resource, unit running time-frequency resource include multiple resource particles, and bitmap includes at least the first label
And second label, the first label indicate the corresponding resource particle of the first label for carrying reference signal sequence, the second mark
Note indicates that the corresponding resource particle of the second label is not used in the carrying reference signal sequence.
Processor 520 reads reference signal pattern for generating reference signal sequence, and from memory 510, and will refer to
Signal pattern and reference signal sequence are allocated to hardware accelerator 540.
Reference signal sequence is mapped to corresponding to the first label by hardware accelerator 540 for being based on reference signal pattern
Resource particle on obtain reference signal, wherein reference signal is sent to receiving terminal and receiving end and is used for channel estimation.
Optionally, unit running time-frequency resource occupies at least one OFDM symbol and in the time domain on frequency domain
Occupy multiple resource blocks, wherein in an OFDM symbol, each resource block occupies multiple bits of bitmap, often
A bit is used to carry a label in the bitmap.
Optionally, base station further includes interface 530, and interface 530 is coupling between processor 520 and hardware accelerator 540, is used
Bitmap in the reference signal pattern for receiving the generation of processor 520, and by the bitmap transmissions to hardware accelerator 540；Interface
530 include address continuously multiple ports, the multiple labels for including for transmitting bitmap successively.
Optionally, interface 530 is additionally operable to receive the reference signal sequence that processor 520 generates, and by the reference signal sequence
Biographies are defeated by hardware accelerator 540.
Optionally, the quantity of multiple ports is configured as variable.
Specifically, also referring to Fig. 6 and Fig. 7.Fig. 6 is the reference signal pattern of the single port of the application reference signal
The structural schematic diagram of corresponding one embodiment of bitmap and reference signal sequence.Fig. 7 is symbol 4 in the application mapping graph 1
A resource block when mapping schematic diagram.
According to existing protocol, the bandwidth corresponding to a symbol is at most 110 resource blocks（Resource Block,
RB）.As shown in fig. 6, in the present embodiment, unit running time-frequency resource occupies at least one symbol and in the time domain on frequency domain
At most occupy 110 resource block RB0~RBM-1, M≤110.Since 1 resource block includes 12 subcarriers, so time domain is 1
It includes 12 resource particles that symbol and frequency domain, which are in running time-frequency resource corresponding to 1 resource block,（Resource Element,
RE）.As shown in fig. 7, time domain is 1 symbol and frequency domain be in running time-frequency resource 720 corresponding to 1 resource block includes 12
Resource particle RE0~RE11.Each resource particle can use 1 bit（Bit）To indicate the resource particle whether for carrying reference
Signal sequence, such as：First label 611 is " 1 ", indicates the resource particle for carrying reference signal sequence, the second label 612
For " 0 ", indicate that the resource particle is not used in carrying reference signal sequence.So time domain is 1 symbol, frequency domain is 1 resource block
Running time-frequency resource need to be recorded with 12 bits.It is appreciated that unit running time-frequency resource is only part time domain and frequency domain
Come the resource indicated, specific unit value can flexibly be set, the citing be not limited to the present embodiment.
In the present embodiment, corresponding RE is indicated for carrying reference signal sequence using the first label " 1 ", second
Label " 0 " indicates that corresponding RE is not used in carrying reference signal sequence, it is to be understood that also may be used in other embodiments
To indicate that corresponding RE is not used in carrying reference signal sequence with the first label " 1 ", the second label " 0 " indicates corresponding RE
For carrying reference signal sequence.
But under the conditions of existing hardware, minimum 16 bit of a byte, so, time domain is 1 symbol, and frequency domain is 1
The running time-frequency resource of resource block can only use a byte（Byte）It is recorded, wherein low 12（Position 0-11）For valid data,
It is 4 high（Position 12-15）For invalid data.
So to record the unit running time-frequency resource corresponding to a symbol and 110 resource blocks in a manner of bitmap 610
In reference signal pattern, need the bits of 16*110=1760.Moreover, existing memory 510 can only read 128 every time, institute
With the often capable reference signal carrying situation for storing up to 128 ÷, 16=8 resource blocks of bitmap 610, to facilitate carry out digital independent.
Memory 510 stores reference signal pattern, and reference signal pattern includes being used to indicate reference signal sequence in unit
The bitmap 610 of distribution in running time-frequency resource.When needing to change reference signal pattern, it can accordingly change the data in bitmap 610
Position.For example, the Partial Bitmap corresponding to the part reference signal pattern of the case where original resource block is
" 00100001000 ", after modification, the Partial Bitmap corresponding to the part reference signal pattern for the case where recording the resource block is
“000100000100”。
Processor 520 generates multiple reference signal sequence X0~XK-1, K≤1320, multiple reference signal sequences are with reference to letter
The mode of number sequence 620 is stored in memory 510.In extreme situations, all resource particles in a symbol are all used
In transmission of reference signals.At this point, need at most be stored with 12*110=1320 reference signal sequence in reference signal sequence 620.This
In each reference signal sequence is set need to use 32 bits.Moreover, same because existing memory 510 can only read 128 every time
Position, so, often row stores up to 128 ÷, 32=4 reference signal sequences to reference signal sequence 620, and data reading is carried out to facilitate
It takes.Processor 520 reads bitmap 610 and reference signal sequence 620 from memory 510, and by bitmap 610 and reference signal sequence
620 are configured in order by symbol to hardware accelerator 540.Wherein, the bitmap 610 of each symbol and reference signal sequence 620 can
With identical, can also be different.
Hardware accelerator 540 reads bitmap 610 and reference signal sequence 620, and aligns Figure 61 0 and be scanned, according to
Reference signal sequence is mapped in the resource particle corresponding to the first label and obtains reference signal by the bitmap 610 read.
When reading the first label 611 in bitmap 610 for the first time, hardware accelerator 540 is by first in reference signal sequence 620
A reference signal sequence X0It is mapped to the resource particle RE corresponding to first label 6113On, when reading bitmap 610 for the second time
In the second label 611 when, hardware accelerator 540 is by second reference signal sequence X in reference signal sequence 6201Mapping
To the resource particle RE corresponding to first label 6119On, and so on, until the resource corresponding to all first labels 611
Particle is all mapped and finishes.
In the present embodiment, one first label in bitmap 610 corresponds to a reference in reference signal sequence 620
Signal sequence, and each reference signal sequence is revisable.In other embodiments, multiple in bitmap 610
One label can also correspond to the same reference signal sequence in reference signal sequence 620.Specially：
When 540 first time of hardware accelerator reading the first label 611 in bitmap 610, hardware accelerator 540 will join
Examine first reference signal sequence X in signal sequence 6200It is mapped to the resource particle RE corresponding to first label 6113On,
X0For " 00000010000000000000000000000001 ".It is read in bitmap 610 for second when hardware accelerator 540
When the first label 611, hardware accelerator 540 is by first reference signal sequence X in reference signal sequence 6200It is mapped to this
Resource particle RE corresponding to first label 6119On, X0It is " 00000010000000000000000000000010.Class according to this
It pushes away, the resource particle corresponding to all first labels 611, which is all mapped, to be finished.
When by the way of MIMO, base station is communicated by mutiple antennas port with mobile terminal.Due to a symbol
Number the reference signal pattern of each port can be identical, can also be different, so, the reference signal pattern of each port
Memory space shared by corresponding bitmap can be identical, can also be different, and forms the value of the element of each bitmap
Can be identical, it can also be different.The reference signal pattern of multiple ports phase successively in the form of bitmap 610 by port number
It connects and is stored in memory 510, for example, and then storing the position of second port after the bitmap storage of a port
Figure, and so on, it is finished until the bitmap of all of the port all stores.
Since the number of the reference signal sequence of each port of a symbol of the generation of processor 520 can be identical,
Can be different, so, the memory space shared by the reference signal sequence of each port of a symbol can be identical, also may be used
With different.Also, the value of the element of each reference signal sequence of composition can be identical, can also be different.Multiple ends
The reference signal sequence of mouth is connected by port number in the form of reference signal sequence 620 successively to be stored in memory 510, example
Such as, the reference signal sequence of second port is and then stored after the reference signal sequence storage of a port, according to this
Analogize, is finished until the reference signal sequence of all of the port all stores.And connect again after the bitmap storage of all of the port
Store the reference signal sequence of all of the port.
Specifically, be also referring to Fig. 8, Fig. 8 the application reference signal multiport reference signal pattern corresponding to
One embodiment of bitmap and reference signal sequence structural schematic diagram.
It is different from the above embodiment, in present embodiment, reference signal at most there are 8 port Port0~PortN-1, N
≦8。
The reference signal pattern of multiple ports in a symbol is recorded in a manner of bitmap 610, and in the form of bitmap 610
It is stored in memory 510.Ginseng in each port of one symbol and the unit running time-frequency resource corresponding to 110 resource blocks
The size for examining the bitmap of signal pattern is identical, occupies the bits of 16*110=1760.Wherein, often row stores up to 128 ÷, 16=8 moneys
The reference signal of source block carries situation.It, can also be each since the reference signal pattern of each port of a symbol can be identical
It differs, so, the memory space shared by bitmap 610 corresponding to the reference signal pattern of each port can be identical, also may be used
With different, and form the element of each bitmap 610（RB0~RBM-1, M≤110）Value can be identical, can also respectively not
It is identical.The reference signal pattern of multiple ports presses port number, from low address to high address（Position 0~127）With the shape of bitmap 610
Formula connects successively to be stored in memory 510, for example, a port Port0Bitmap storage after and then store the
Two port Port1Bitmap, and so on, finished until the bitmap of all of the port all stores.
Processor 520 generates multiple reference signal sequence X0~XK-1, K≤1320, in a manner of reference signal sequence 620
The reference signal sequence of multiple ports of a symbol is recorded, multiple reference signal sequences are in a manner of reference signal sequence 620
It is stored in memory 510.Each port of one symbol has stored up to 12*110=1320 reference signal sequence, each
Reference signal sequence occupies 32 bits.Wherein, often row stores up to 128 ÷, 32=4 reference signal sequences.Due to a symbol
The number of reference signal sequence of each port can be identical, can also be different, so, each port of a symbol
Reference signal sequence shared by memory space can be identical, can also be different.Also, each reference signal sequence of composition
The value of element can be identical, can also be different.The reference signal sequence of multiple ports is by port number with reference signal
The mode of sequence 620 connects successively to be stored in memory 510, for example, a port Port0Reference signal sequence storage
After and then store second port Port1Reference signal sequence, and so on, until the reference signal of all of the port
Sequence is all stored and is finished.And the reference signal sequence for the storage all of the port that connects again after the bitmap storage of all of the port.
It is appreciated that the reference signal sequence that processor 520 generates can be stored in memory 510, it can also be direct
It is sent to hardware accelerator 540, specific implementation can flexibly be set, the citing be not limited to the present embodiment.
In present embodiment, the bitmap of effective port is only described in the bitmap 610 being stored in memory 510, is handled
The reference signal sequence 620 that device 520 is generated only describes the reference signal sequence of effective port, and effective port number is at most
8.In other embodiments, bitmap 610 can also record the bitmap of all of the port, and reference signal sequence 620 can also be remembered
The reference signal sequence of all of the port is carried, effective port number can be more.
Said program, processor 520 by being stored in storage in the form of a bitmap by the reference signal pattern of each symbol
In device 510, and it is that unit running time-frequency resource dynamically distributes reference signal pattern and reference signal sequence by symbol, makes hardware-accelerated
Reference signal sequence is mapped in the resource particle corresponding to the first label by device 540 according to reference signal pattern to be obtained with reference to letter
Number.Due to reference signal pattern be stored in the form of a bitmap in memory 510, so, when need change reference signal figure
When the pattern of case, the bitmap in memory 510 only need to be accordingly changed, it is real to realize flexibly modification reference signal pattern
Flexible modification reference signal pattern and newly-increased reference signal are showed, there is strong scalability.By by reference signal pattern
It is stored in the form of a bitmap in memory 510, each resource particle need to be only marked with a label, be realized maximum
The flow for reducing software and hardware interaction of degree.
Moreover, reference signal sequence is also stored in memory 510, when needing to change reference signal sequence, only need
Reference signal sequence is directly changed, to realize flexibly modification reference signal sequence.
When antenna port has it is multiple when, due to hardware accelerator 540 only need read reference signal effective antenna port
Bitmap and effective reference signal sequence, to save software and hardware interact flow.
It is appreciated that said program can be also used for mapping non-reference signal, for example, primary synchronization signal（Primary
Synchronization Signal, PSS）, secondary synchronization signal（Secondary Synchronization Signal, SSS）、
Enhance Physical Downlink Control Channel（Enhanced Physical Downlink Control Channel, EPDCCH）Deng.
It is the flow chart for one embodiment of method that the application maps downlink reference signal refering to Fig. 9, Fig. 9.This embodiment party
The method of the mapping downlink reference signal of formula includes the following steps：
S901：Reference signal pattern is read in base station from memory, and the reference signal pattern includes being used to indicate with reference to letter
The bitmap of number distribution of the sequence in unit running time-frequency resource, the unit running time-frequency resource includes multiple resource particles, the bitmap
Including at least the first label and the second label, first label indicates that the corresponding resource particle of first label is used for
Reference signal sequence is carried, second label indicates that the corresponding resource particle of second label is not used in the carrying ginseng
Examine signal sequence.
Before needing to map reference signal, base station reads the reference signal pattern of each symbol from memory, with reference to letter
Number pattern includes the bitmap for being used to indicate distribution of the reference signal sequence in unit running time-frequency resource, and unit running time-frequency resource includes more
A resource particle.Bitmap includes at least the first label and the second label, and the first label indicates the corresponding resource of the first label
Particle indicates that the corresponding resource particle of the second label is not used in carrying with reference to letter for carrying reference signal sequence, the second label
Number sequence.
In the present embodiment, the reference signal pattern of each symbol can be identical, can also be different.When needs change
When varying reference signal pattern, can accordingly change the label corresponding to the resource particle in bitmap stored in memory for
Carry reference signal sequence.It is appreciated that the resource that unit running time-frequency resource is only a part of time domain and frequency domain to indicate, tool
The unit value of body can flexibly be set, the citing be not limited to the present embodiment.
S902：Generate reference signal sequence.
Base station generates the reference signal sequence of each symbol, and the reference signal sequence generated stores in memory, and
And each reference signal sequence is revisable.When needing to change reference signal sequence, it can accordingly change and be stored in memory
In reference signal sequence.
S903：The reference signal pattern and reference signal sequence are allocated to hardware accelerator.
Base station reads the bitmap and reference signal sequence corresponding to reference signal pattern from memory, by reference signal pattern
Corresponding bitmap and reference signal sequence is configured in order by symbol to hardware accelerator.Wherein, the reference signal of each symbol
Pattern and reference signal sequence may be the same or different.
S904：By the hardware accelerator, the reference signal sequence is mapped to based on the reference signal pattern
Reference signal is obtained in the corresponding resource particle of first label, wherein the reference signal is sent to receiving terminal simultaneously
Channel estimation is used for by the receiving terminal.
Base station reads the bitmap and reference signal sequence corresponding to reference signal pattern by hardware accelerator, and aligns
Figure is scanned, and reference signal sequence is mapped in the resource particle corresponding to the first label according to the bitmap read and is obtained
To reference signal.Wherein, reference signal is sent to receiving terminal and receiving end is used for channel estimation.
When hardware accelerator reads the first label in bitmap for the first time, hardware accelerator is by first reference signal
Sequence is mapped in the corresponding resource particle of first label.When reading the first label in bitmap for the second time, hardware
Second reference signal sequence is mapped in the corresponding resource particle of first label by accelerator.The rest may be inferred, Zhi Daosuo
There is the resource particle corresponding to the first label to be all mapped to finish.
In the present embodiment, the quantity of reference signal sequence is multiple, and one first label in bitmap is one corresponding
Reference signal sequence, and each reference signal sequence is revisable.Base station is by hardware accelerator according to being read
Multiple reference signal sequences are sequentially mapped in the resource particle corresponding to the first label by bitmap.In other embodiments
In, the quantity of reference signal sequence can be multiple, or single, multiple first labels in bitmap can also correspond to same
One reference signal sequence, and reference signal sequence is revisable.Fig. 7 and associated description specifically are referred to, is not gone to live in the household of one's in-laws on getting married herein
It states.
Preferably, effective bitmap stored in memory is only read in base station by configuring hardware accelerator, and effectively
Reference signal sequence interacts flow to save software and hardware.
It is appreciated that the reference signal sequence that base station generates can preserve in memory, can also be transmitted directly to hard
Part accelerator, specific implementation can flexibly be set, the citing be not limited to the present embodiment.
Said program, base station by the way that the reference signal pattern of each symbol is stored in memory in the form of a bitmap,
And reference signal pattern and reference signal sequence are dynamically distributed for unit running time-frequency resource by symbol, make hardware accelerator according to ginseng
It examines signal pattern reference signal sequence is mapped in the resource particle corresponding to the first label and obtain reference signal.Due to reference
Signal pattern be store in memory in the form of a bitmap, so, when need change reference signal pattern pattern when, only need
Bitmap in corresponding modification memory realizes flexibly modification with reference to letter to realize flexibly modification reference signal pattern
Number pattern and newly-increased reference signal have strong scalability.By the way that reference signal pattern is stored in the form of a bitmap
In memory, each resource particle need to be only marked with a label, and realize reduces software and hardware friendship to the greatest extent
Mutual flow.
Moreover, reference signal sequence is also stored in memory, when needing to change reference signal sequence, only need direct
Reference signal sequence is changed, to realize flexibly modification reference signal sequence.
It is appreciated that said program can be also used for mapping non-reference signal, for example, primary synchronization signal（Primary
Synchronization Signal, PSS）, secondary synchronization signal（Secondary Synchronization Signal, SSS）、
Enhance Physical Downlink Control Channel（Enhanced Physical Downlink Control Channel, EPDCCH）Deng.
0, Figure 10 is the flow chart for another embodiment of method that the application maps downlink reference signal refering to fig. 1.This reality
The method for applying the mapping downlink reference signal of mode includes the following steps：
S1001：Base station reads the reference signal pattern of multiple ports from memory, and the reference signal pattern includes being used for
Indicate the bitmap of distribution of the reference signal sequence in unit running time-frequency resource, the unit running time-frequency resource includes multiple resource grains
Son, the bitmap mark corresponding including at least the first label and the second label, the first label expression described first
Resource particle indicates that the corresponding resource particle of second label does not have to for carrying reference signal sequence, second label
In the carrying reference signal sequence.
Before needing to map reference signal, base station reads the reference signal pattern of each symbol from memory, with reference to letter
Number pattern includes the bitmap for being used to indicate distribution of the reference signal sequence in unit running time-frequency resource, and unit running time-frequency resource includes more
A resource particle.Bitmap includes at least the first label and the second label, and the first label indicates the corresponding resource of the first label
Particle indicates that the corresponding resource particle of the second label is not used in carrying with reference to letter for carrying reference signal sequence, the second label
Number sequence.
Unit running time-frequency resource occupies at least one OFDM symbol and is occupied on frequency domain multiple in the time domain
Resource block, wherein in an OFDM symbol, each resource block occupies multiple bits of bitmap, and each bit is used
It is marked in carrying one in bitmap.
Bitmap corresponding to the reference signal pattern of each symbol stored in memory is by preset sequence successively phase
Run in row, and is arranged by preset rules to facilitate base station to carry out digital independent.Wherein, the quantity of multiple ports is configured as
It is variable, the reference signal pattern of multiple ports is different.
For example, according to existing protocol, the bandwidth corresponding to a symbol is at most 110 resource blocks.In present embodiment
In, unit running time-frequency resource occupies at least one symbol and at most occupies 110 resource blocks on frequency domain in the time domain.Due to 1
A resource block includes 12 subcarriers, so time domain is 1 symbol and frequency domain is in running time-frequency resource corresponding to 1 resource block
Include 12 resource particles.Whether each resource particle can indicate the resource particle for carrying with reference to letter with 1 bit
Number sequence, such as：First is labeled as " 1 ", indicates the resource particle for carrying reference signal sequence, second is labeled as " 0 ", table
Show that the resource particle is not used in carrying reference signal sequence.So time domain is 1 symbol, frequency domain is the time-frequency money of 1 resource block
Source needs to be recorded with 12 bits.It is appreciated that only a part of time domain of unit running time-frequency resource and frequency domain indicate
Resource, specific unit value can flexibly be set, the citing be not limited to the present embodiment.
In the present embodiment, corresponding RE is indicated for carrying reference signal sequence using the first label " 1 ", second
Label " 0 " indicates that corresponding RE is not used in carrying reference signal sequence, it is to be understood that also may be used in other embodiments
To indicate that corresponding RE is not used in carrying reference signal sequence with the first label " 1 ", the second label " 0 " indicates corresponding RE
For carrying reference signal sequence.
But in view of existing hardware condition, minimum 16 bit of a byte, so, time domain is 1 symbol and frequency domain is 1
The corresponding running time-frequency resource of a resource block can only be stored using a byte, wherein low 12（Position 0-11）It is effective
Data are 4 high（Position 12-15）For invalid data.Therefore, a symbol stored in memory and 110 resource block institutes
The bitmap corresponding to reference signal pattern in corresponding unit running time-frequency resource needs to occupy the bits of 16*110=1760.
In addition, since existing memory can only read 128 every time, so, digital independent, storage are carried out for convenience
Bitmap in memory often row store up to 128 16=8 resource blocks of ÷ reference signal sequence carrying situation.According to this
The rule of sample, corresponding to the reference signal pattern in unit running time-frequency resource corresponding to a symbol and 110 resource blocks
Bitmap in, the bitmap of the resource block included by unit running time-frequency resource is mutually run in successively by the sequence from low address to high address
Row storage, and often go to connect successively and arrange the bitmap of 8 resource blocks of storage.
In the present embodiment, base station is communicated by an antenna port with mobile communication, in other modes, also may be used
To be communicated with mobile terminal using multiple ports, for example, by using the mode of MIMO.Due to each port of reference signal
Reference signal pattern can be identical, can also be different, so, the bitmap institute corresponding to the reference signal pattern of each port
The memory space accounted for can be identical, can also be different, and the value for forming the element of each bitmap can be identical, also respectively not
It is identical.The reference signal pattern of multiple ports connects storage by port number in memory successively in the form of a bitmap, for example,
And then the bitmap of second port is stored after the bitmap storage of a port, and so on, until all of the port
Bitmap is all stored and is finished.
Preferably, the bitmap corresponding to reference signal pattern stored in memory only includes the significance bit of effective port
Figure, and the bitmap corresponding to each reference signal pattern can be changed.It, can phase when needing to change reference signal pattern
The label corresponding to the resource particle in bitmap stored in memory should be changed for carrying reference signal sequence.
In the present embodiment, the port number of reference signal is at most 8, and the number for the reference signal supported is at most
6.In other embodiments, the number of the port number of reference signal and the reference signal supported can be more.
S1002：Generate the reference signal sequence of multiple ports.
Base station generates the reference signal sequence of multiple ports of each symbol, and the reference signal sequence generated is stored in
In reservoir, and each reference signal sequence is revisable.When needing to change reference signal sequence, it can accordingly change storage
Reference signal sequence in memory.
The reference signal sequence of storage each symbol in memory connects arrangement storage successively by preset sequence, and presses
Preset rules are arranged to facilitate carry out digital independent.And connect storage reference signal sequence again after all bitmap storages
Row.
For example, in extreme situations, all resource particles in a symbol are all used for transmission reference signal.At this point,
It need at most be stored with 12*110=1320 reference signal sequence in reference signal sequence stored in memory, and be arranged
Each reference signal sequence need to use 32 bits.Moreover, it is same because existing memory can only read 128 every time, ginseng
Examining signal sequence, often row stores up to 128 ÷, 32=4 reference signal sequences, to facilitate base station to carry out digital independent.
When base station is communicated by multiple ports with mobile terminal, for example, by using the mode of MIMO.Due to a symbol
Number the number of reference signal sequence of each port can be identical, can also be different, so, each end of a symbol
Memory space shared by the reference signal sequence of mouth can be identical, can also be different, also, forms each reference signal sequence
The value of the element of row can be identical, can also be different.The reference signal sequence of multiple ports is by port number with reference to letter
The form of number sequence connects storage in memory successively, for example, tight after the reference signal sequence storage of a port
Then the reference signal sequence of second port is stored, and so on, until the reference signal sequence of all of the port has all stored
Finish.And the reference signal sequence for the storage all of the port that connects again after the bitmap storage of all of the port.
Preferably, reference signal sequence stored in memory only includes effective reference signal sequence of effective port,
And each reference signal sequence is revisable.When needing to change reference signal sequence, it can accordingly change and be stored in storage
Reference signal sequence in device.
It is appreciated that the reference signal sequence that base station generates can preserve in memory, can also be transmitted directly to hard
Part accelerator, specific implementation can flexibly be set, the citing be not limited to the present embodiment.
In the present embodiment, the reference signal pattern of each symbol can be identical, can also be different.Reference signal
Port number is at most 8, and the number for the reference signal supported is at most 6.In other embodiments, the end of reference signal
The number of mouth number and the reference signal supported can be more.
S1003：Add to the hardware by the bitmap in reference signal pattern described in interface, and by the bitmap transmissions
Fast device；The interface includes address continuously multiple ports, the multiple labels for including for transmitting the bitmap successively；Pass through
Reference signal sequence described in the interface, and the reference signal sequence is transferred to the hardware accelerator.
Symbol is pressed by the bitmap in reference signal pattern of the interface from memory, and by the bitmap successively in base station
It is transferred to hardware accelerator；Interface includes address continuously multiple ports, the multiple labels for including for transmitting bitmap successively.
By reference signal sequence of the interface from memory, and the reference signal sequence is transferred to hardware by symbol successively and is added
Fast device.
S1004：By the hardware accelerator, the reference signal sequence is mapped to based on the reference signal pattern
Reference signal is obtained in the corresponding resource particle of first label, wherein the reference signal is sent to receiving terminal simultaneously
Channel estimation is used for by the receiving terminal.
The bitmap and reference signal sequence that hardware accelerator receiving interface is transmitted successively by symbol, base station is added by hardware
Fast device is scanned bitmap to read bitmap, and reference signal sequence is mapped to the first label according to the bitmap read
Reference signal is obtained in corresponding resource particle.Wherein, reference signal is sent to receiving terminal and receiving end is used for channel
Estimation.
Optionally, the quantity of reference signal sequence be it is multiple, base station by configure hardware accelerator bitmap be scanned with
Bitmap is read, reference signal sequence is sequentially mapped to the resource particle corresponding to the first label according to the bitmap read
On.
When reading the first label in bitmap for the first time, first reference signal sequence is mapped to by hardware accelerator
In the corresponding resource particle of first label.When reading the first label in bitmap for the second time, hardware accelerator is by the
Two reference signal sequences are mapped in the corresponding resource particle of first label.The rest may be inferred, until all first labels
Corresponding resource particle, which is all mapped, to be finished.
In the present embodiment, the reference signal pattern and reference signal sequence of each port of each symbol can phases
Together, it can also be different.The corresponding reference signal sequence of one first label in bitmap, and each reference signal sequence is
It is revisable.In other embodiments, multiple first labels in bitmap can also correspond to the same reference signal sequence,
And each reference signal sequence is revisable.
Preferably, effective bitmap of effective antenna port and effective day are only read in base station by configuring hardware accelerator
Effective reference signal sequence of line end mouth interacts flow to save software and hardware.
Said program, base station by the way that the reference signal pattern of each symbol is stored in memory in the form of a bitmap,
And reference signal pattern and reference signal sequence are dynamically distributed for unit running time-frequency resource by symbol, make hardware accelerator according to ginseng
It examines signal pattern reference signal sequence is mapped in the resource particle corresponding to the first label and obtain reference signal.Due to reference
Signal pattern be store in memory in the form of a bitmap, so, when need change reference signal pattern pattern when, only need
Bitmap in corresponding modification memory realizes flexibly modification with reference to letter to realize flexibly modification reference signal pattern
Number pattern and newly-increased reference signal have strong scalability.By the way that reference signal pattern is stored in the form of a bitmap
In memory, each resource particle need to be only marked with a label, and realize reduces software and hardware friendship to the greatest extent
Mutual flow.
Moreover, reference signal sequence is also stored in memory, when needing to change reference signal sequence, only need direct
Reference signal sequence is changed, to realize flexibly modification reference signal sequence.
When antenna port has it is multiple when, since hardware accelerator only needs the effective antenna port for reading reference signal to have
Bitmap and effective reference signal sequence are imitated, flow is interacted to save software and hardware.
It is appreciated that said program can be also used for mapping non-reference signal, for example, primary synchronization signal（Primary
Synchronization Signal, PSS）, secondary synchronization signal（Secondary Synchronization Signal, SSS）、
Enhance Physical Downlink Control Channel（Enhanced Physical Downlink Control Channel, EPDCCH）Deng.
In several embodiments provided herein, it should be understood that disclosed system, device and method can
To realize by another way.For example, device embodiments described above are only schematical, for example, the mould
The division of block or unit, only a kind of division of logic function, formula that in actual implementation, there may be another division manner, for example (,) it is multiple
Unit or component can be combined or can be integrated into another system, or some features can be ignored or not executed.It is another
Point, shown or discussed mutual coupling, direct-coupling or communication connection can be by some interfaces, device or
The INDIRECT COUPLING of unit or communication connection can be electrical, machinery or other forms.
The unit illustrated as separating component may or may not be physically separated, aobvious as unit
The component shown may or may not be physical unit, you can be located at a place, or may be distributed over multiple
In network element.Some or all of unit therein can be selected according to the actual needs to realize present embodiment scheme
Purpose.
In addition, each functional unit in each embodiment of the application can be integrated in a processing unit, also may be used
It, can also be during two or more units be integrated in one unit to be that each unit physically exists alone.It is above-mentioned integrated
The form that hardware had both may be used in unit is realized, can also be realized in the form of SFU software functional unit.
If the integrated unit is realized in the form of SFU software functional unit and sells or use as independent product
When, it can be stored in a computer read/write memory medium.Based on this understanding, the technical solution of the application is substantially
The all or part of the part that contributes to existing technology or the technical solution can be in the form of software products in other words
It embodies, which is stored in a storage medium, including some instructions are used so that a computer
Equipment（Can be personal computer, server or the network equipment etc.）Or processor（processor）It is each to execute the application
The all or part of step of embodiment the method.And storage medium above-mentioned includes：USB flash disk, mobile hard disk, read-only memory
（ROM, Read-Only Memory）, random access memory（RAM, Random Access Memory）, magnetic disc or CD
Etc. the various media that can store program code.
Claims (10)
1. a kind of device of mapping downlink reference signal, which is characterized in that including：Memory, processor and hardware accelerator；
The memory, for storing reference signal pattern, the reference signal pattern includes being used to indicate reference signal sequence
The bitmap of distribution in unit running time-frequency resource, the unit running time-frequency resource include multiple resource particles, and the bitmap at least wraps
The first label and the second label are included, first label indicates that the corresponding resource particle of first label is joined for carrying
Signal sequence is examined, second label indicates that the corresponding resource particle of second label is not used in the carrying reference signal
Sequence, wherein the data bit in the bitmap is changeable；
The processor reads the reference signal pattern for generating reference signal sequence, and from the memory, and by institute
It states reference signal pattern, the reference signal sequence and the bitmap and is allocated to the hardware accelerator；
The reference signal sequence is mapped in the bitmap by the hardware accelerator for being based on the reference signal pattern
The corresponding resource particle of the first label on obtain reference signal, wherein the reference signal is sent to receiving terminal and quilt
The receiving terminal is used for channel estimation.
2. the apparatus according to claim 1, which is characterized in that the unit running time-frequency resource occupies at least one in the time domain
OFDM symbol and multiple resource blocks are occupied on frequency domain, wherein in an OFDM symbol, often
A resource block occupies multiple bits of the bitmap, and each bit is used to carry a label in the bitmap.
3. device according to claim 1 or 2, which is characterized in that further include：Interface is coupling in the processor and institute
Between stating hardware accelerator, for receiving the bitmap in the reference signal pattern that the processor generates, and by the bitmap transmissions
To the hardware accelerator；The interface includes address continuously multiple ports, includes for transmitting the bitmap successively
Multiple labels.
4. device according to claim 3, which is characterized in that the interface is additionally operable to receive the institute that the processor generates
Reference signal sequence is stated, and the reference signal sequence is transferred to the hardware accelerator.
5. device according to claim 3, which is characterized in that the quantity of the multiple port is configured as variable.
6. a kind of method of mapping downlink reference signal, which is characterized in that including：
Reference signal pattern is read from memory, the reference signal pattern includes being used to indicate reference signal sequence in unit
The bitmap of distribution in frequency resource, the unit running time-frequency resource include multiple resource particles, and the bitmap includes at least the first mark
Note and the second label, first label indicate the corresponding resource particle of first label for carrying reference signal sequence
Row, second label indicate that the corresponding resource particle of second label is not used in the carrying reference signal sequence,
In, the data bit in the bitmap is changeable；
Generate reference signal sequence；
The reference signal pattern, the reference signal sequence and the bitmap are allocated to hardware accelerator；
By the hardware accelerator, the reference signal sequence is mapped in the bitmap based on the reference signal pattern
The corresponding resource particle of the first label on obtain reference signal, wherein the reference signal is sent to receiving terminal and quilt
The receiving terminal is used for channel estimation.
7. according to the method described in claim 6, it is characterized in that, the unit running time-frequency resource occupy in the time domain it is at least one
OFDM symbol and multiple resource blocks are occupied on frequency domain, wherein in an OFDM symbol, often
A resource block occupies multiple bits of the bitmap, and each bit is used to carry a label in the bitmap.
8. the method described according to claim 6 or 7, which is characterized in that described by the reference signal pattern and reference signal
Sequence is allocated to hardware accelerator：
The hardware accelerator is given by the bitmap in reference signal pattern described in interface, and by the bitmap transmissions；It is described
Interface includes address continuously multiple ports, the multiple labels for including for transmitting the bitmap successively.
9. according to the method described in claim 8, it is characterized in that, described by the reference signal pattern and reference signal sequence
Being allocated to hardware accelerator further includes：
It is transferred to the hardware accelerator by reference signal sequence described in the interface, and by the reference signal sequence.
10. according to the method described in claim 8, it is characterized in that, the quantity of the multiple port be configured as it is variable.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310522154.2A CN104581835B (en) | 2013-10-29 | 2013-10-29 | Map the device and method of downlink reference signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310522154.2A CN104581835B (en) | 2013-10-29 | 2013-10-29 | Map the device and method of downlink reference signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104581835A CN104581835A (en) | 2015-04-29 |
| CN104581835B true CN104581835B (en) | 2018-09-21 |
Family
ID=53096804
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310522154.2A Active CN104581835B (en) | 2013-10-29 | 2013-10-29 | Map the device and method of downlink reference signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104581835B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109565714A (en) * | 2016-08-12 | 2019-04-02 | 华为技术有限公司 | The method and apparatus for sending the method and apparatus of reference signal and receiving reference signal |
| CN108023720B (en) | 2016-11-03 | 2023-09-29 | 华为技术有限公司 | Method and device for sending and obtaining reference signals |
| WO2018082394A1 (en) * | 2016-11-03 | 2018-05-11 | 华为技术有限公司 | Methods and devices for transmitting and acquiring reference signal |
| CN108809582B (en) | 2017-05-05 | 2021-07-20 | 华为技术有限公司 | Data transmission method and device |
| CN109725855B (en) * | 2018-12-29 | 2023-09-01 | 杭州宏杉科技股份有限公司 | Method and device for continuous jump replication |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102026337A (en) * | 2009-09-21 | 2011-04-20 | 中兴通讯股份有限公司 | Method and device for resource element mapping |
| CN102055702A (en) * | 2009-10-30 | 2011-05-11 | 中兴通讯股份有限公司 | Transmission method, base station, relay station and system for down link demodulation reference signal |
| CN102396165A (en) * | 2009-04-15 | 2012-03-28 | Lg电子株式会社 | Method and apparatus for transmitting reference signal |
| CN102474402A (en) * | 2009-07-01 | 2012-05-23 | 高通股份有限公司 | Positioning reference signals in a telecommunication system |
| CN102696183A (en) * | 2010-03-17 | 2012-09-26 | Lg电子株式会社 | Method and apparatus for providing channel state information-reference signal (CSI-RS) configuration information in a wireless communication system supporting multiple antennas |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8798010B2 (en) * | 2012-01-31 | 2014-08-05 | Lsi Corporation | Table-based resource mapping for downlink control channels in a wireless system base station |
-
2013
- 2013-10-29 CN CN201310522154.2A patent/CN104581835B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102396165A (en) * | 2009-04-15 | 2012-03-28 | Lg电子株式会社 | Method and apparatus for transmitting reference signal |
| CN102474402A (en) * | 2009-07-01 | 2012-05-23 | 高通股份有限公司 | Positioning reference signals in a telecommunication system |
| CN102026337A (en) * | 2009-09-21 | 2011-04-20 | 中兴通讯股份有限公司 | Method and device for resource element mapping |
| CN102055702A (en) * | 2009-10-30 | 2011-05-11 | 中兴通讯股份有限公司 | Transmission method, base station, relay station and system for down link demodulation reference signal |
| CN102696183A (en) * | 2010-03-17 | 2012-09-26 | Lg电子株式会社 | Method and apparatus for providing channel state information-reference signal (CSI-RS) configuration information in a wireless communication system supporting multiple antennas |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104581835A (en) | 2015-04-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104581835B (en) | Map the device and method of downlink reference signal | |
| US8379619B2 (en) | Subcarrier permutation to achieve high frequency diversity of OFDMA systems | |
| CN104065461B (en) | Signaling method and apparatus for transmitting signal | |
| CN101102142B (en) | A distributed transmission resource mapping method based on OFDM system | |
| CN106576037A (en) | System and method for generating waveforms and utilization thereof | |
| WO2016026115A1 (en) | Method and apparatus for generating and processing frequency division multiple waveform signal | |
| CN110536418A (en) | Data transmission method, device, user equipment, base station and storage medium | |
| CN110166400A (en) | Synchronous method, device, the network equipment and the storage medium of high-speed industrial communication system | |
| CN101978619A (en) | Methods and apparatus for combining signals from multiple diversity sources | |
| CN115001923A (en) | Signal processing method and device based on sequence | |
| JP5486734B2 (en) | Transmission signal generating apparatus and method in single carrier communication system | |
| CN109274629B (en) | Peak power optimization method and emission system in ofdm system | |
| CN108886442A (en) | Sending device, receiving device and its method | |
| CN103905201B (en) | Interaction method and device for master application and multiple slave applications | |
| CN108738123A (en) | A kind of method for transmitting synchronizing signal and device | |
| US7983350B1 (en) | Downlink subchannelization module | |
| CN107040295A (en) | Uplink frequency offset method of estimation, relevant device and system in MU-MIMO system | |
| CN101425989B (en) | Data transmission method and system used in OFDM system | |
| CN105119851B (en) | Wireless LAN communication method and equipment | |
| JP2011514786A (en) | Method, apparatus, and system for using protection tones in an OFDM system to increase data rate and improve reliability | |
| CN109039567A (en) | A kind of pilot tone of SCMA multiple access system and data investigation transmission method | |
| Ma et al. | A novel SLM scheme for PAPR reduction in OFDM systems | |
| WO2023226849A1 (en) | Csi-rs resource configuration method and apparatus, device and readable storage medium | |
| CN110311877A (en) | More sub-band signal transmission methods, device, equipment and medium | |
| WO2018161875A1 (en) | Data modulation method and device for edge sub-band, and computer storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20210429 Address after: Unit 3401, unit a, building 6, Shenye Zhongcheng, No. 8089, Hongli West Road, Donghai community, Xiangmihu street, Futian District, Shenzhen, Guangdong 518040 Patentee after: Honor Device Co.,Ltd. Address before: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen Patentee before: HUAWEI TECHNOLOGIES Co.,Ltd. |