CN104576340A - Method for forming top fillets of deep trenches - Google Patents

Method for forming top fillets of deep trenches Download PDF

Info

Publication number
CN104576340A
CN104576340A CN201310484873.XA CN201310484873A CN104576340A CN 104576340 A CN104576340 A CN 104576340A CN 201310484873 A CN201310484873 A CN 201310484873A CN 104576340 A CN104576340 A CN 104576340A
Authority
CN
China
Prior art keywords
deep trench
etching
deep
deep trenches
wet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201310484873.XA
Other languages
Chinese (zh)
Inventor
吴智勇
斯海国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN201310484873.XA priority Critical patent/CN104576340A/en
Publication of CN104576340A publication Critical patent/CN104576340A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Manufacturing & Machinery (AREA)
  • Weting (AREA)

Abstract

The invention discloses a method for forming top fillets of deep trenches. After deep trench etching, the method comprises the following steps: (1), deep trench hard masks are subjected to wet etch-back to enable part of single crystal silicon surface to be exposed out of the top of the deep trenches; (2), single crystal silicon is subjected to anisotropic etching to enable the single crystal silicon exposed out of the top of the deep trenches to form step-shaped contours; (3), the step (1) and the step (2) are repeated according to the size of top fillets required to be formed; (4), residual deep trench hard masks are removed through wet etching; (5), mild isotropic etching is performed to revise the step-shaped contours at the top of the deep trenches into a fillet shape; (6), wet cleaning is performed to finish the production of the top fillets of the deep trenches. Step-shaped morphology is formed at the top of the deep trenches firstly, then each fillet is produced at a top opening of each deep trench through isotropic etching of the single crystal silicon, therefore, acute angled morphology in a device is reduced, and the electric field intensity of the top areas of the deep trenches and the risks of electric leakage and failure of a trench type IGBT (insulated gate bipolar transistor) are reduced.

Description

The formation method of deep trench top fillet
Technical field
The present invention relates to IC manufacturing field, particularly relate to the formation process method of deep trench top fillet.
Background technology
Groove-shaped IGBT(insulated gate bipolar transistor) grid be by deep plough groove etched, then polysilicon deposition is formed, this design improves gully density effectively, but this technique deep plough groove etched complete after, the right angle of 90 degree can be formed on deep trench top, therefore comparatively strong in this region electric field strength, cause device to lose efficacy because of electric leakage between grid and emitter.
Summary of the invention
The technical problem to be solved in the present invention is to provide the formation method of a kind of deep trench top fillet, and it can reduce the risk of element leakage.
For solving the problems of the technologies described above, the formation method of deep trench top of the present invention fillet, complete deep plough groove etched after, include following steps:
1) wet method is returned and is carved the hard mask of deep trench, makes exposed portion, deep trench top monocrystalline silicon surface;
2) monocrystalline silicon anisotropic etching, the monocrystalline silicon that deep trench top is exposed forms stair-stepping profile;
3) size of the top fillet formed as required, repeats step 1) ~ 2);
4) wet etching, removes the hard mask of remaining deep trench completely;
5) slight isotropic etching, is radiussed by the contour revising of deep trench top step shape;
6) wet-cleaned, completes the making of deep trench top fillet.
The present invention is by first forming stair-stepping pattern at deep trench top, recycling monocrystalline silicon isotropic etching, deep trench open top is made into a fillet, as this reduced the pattern of acute angle in device, reduce the electric field strength of deep trench top area, thus reduce the risk that electric leakage inefficacy occurs groove-shaped IGBT device.
Accompanying drawing explanation
Fig. 1 ~ Fig. 7 is the process flow diagram of the embodiment of the present invention.
Fig. 8 is the front elevation of the deep trench of the top fillet profile that the embodiment of the present invention makes.
Fig. 9 is the inclination figure of the deep trench of the top fillet profile that the embodiment of the present invention makes.
Figure 10 ~ Figure 14 is the process schematic diagram forming more Rouno Cormer Pregrinding Wheel at deep trench top.
In figure, description of reference numerals is as follows:
1: the hard mask of silicon dioxide
2: monocrystalline substrate
3: monocrystalline silicon deep trench
4: one-level step-shaped top contouring
5: top fillet
6: two stage steps top profile
7: three grades of step-shaped top contourings
8: top Rouno Cormer Pregrinding Wheel
Embodiment
Understand more specifically for having technology contents of the present invention, feature and effect, now by reference to the accompanying drawings, details are as follows:
The formation method of the deep trench top fillet of the present embodiment, specifically comprises following processing step:
Step 1, the hard mask 1 of deposit silicon dioxide in monocrystalline substrate 2, as shown in Figure 1.
The thickness of the hard mask of silicon dioxide 1 is that the radius that deep plough groove etched required hard mask thicknesses adds upper top fillet 5 adds slight isotropic etching amount.Such as, 5 ~ 6 micron trenches degree of depth, top radius of corner, just needs above silicon dioxide thickness.
Step 2, silicon dioxide hard mask 1 dry etching and removing photoresist, forms the figure of monocrystalline silicon deep trench 3, as shown in Figure 2.
This step is mainly through photoetching and adopt with gas CF 4be main etching condition, form the figure of monocrystalline silicon deep trench 3, then remove photoresist by wet method.
Step 3, dry etching, forms vertical monocrystalline silicon deep trench 3, as shown in Figure 3.
The etching gas of this step dry etching mainly comprises SF 6, Cl 2, HBr, CF 4, O 2, CHF 3deng gas.
Step 4, wet method is returned and is carved the hard mask 1 of silicon dioxide, as shown in Figure 4.
This step uses buffered hydrofluoric acid liquid to soak, and returns and carves the hard mask 1 of part of silica, make exposed portion, monocrystalline silicon deep trench 3 top monocrystalline silicon surface. the top fillet 5 of radius needs back to carve the hard mask 1 of silicon dioxide.
Step 5, monocrystalline silicon anisotropic etching, carves a step the top single crystalline silicon come out because of the returning quarter of step 4, forms the stepped top monocrystalline silicon profile on separate unit rank, as shown in Figure 5.
The etching gas of this step etching is with CF 4gas is main.Etch amount will calculate accurately, can not be destroyed with bonding crystal silicon deep trench 3 bottom profile. the top fillet 5 just etching of radius monocrystalline silicon.
Step 6, wet etching removes the hard mask 1 of silicon dioxide, forms top one-level step, as shown in Figure 6.
The main buffered hydrofluoric acid liquid that adopts of this step soaks, and hard for remaining silicon dioxide mask 1 is all removed.
Step 7, slight isotropic etching, forms top fillet 5, as shown in Figure 7.
This step, mainly by slight isotropic etching, is modified to radiussed stair-stepping monocrystalline silicon top profile.Etching gas is with CF 4, O 2gas is main.Etch amount can not greatly (general consistent with the radius of top fillet 5), otherwise can make stepped monocrystalline silicon plane domain form depression.
Step 8, wet-cleaned, by the immersion of concentrated sulfuric acid hydrogen peroxide and ammoniacal liquor hydrogen peroxide, cleans up organic and inorganic impurity.
The pattern of the deep trench of the top fillet profile finally formed as shown in Figure 8,9.
Above-mentioned steps 4 and step 5 can circulate according to actual needs and carry out, and to obtain the stepped top monocrystalline silicon profile on multiple stage rank, and (top radius of corner is less than finally to form larger top fillet , be suitable for separate unit rank).Such as shown in Figure 10 ~ 14, after one-level step-shaped top contouring 4 is formed, if repeat step 4 wet method to return silicon dioxide at quarter hard mask 1(Figure 10) and step 5 monocrystalline silicon anisotropic etching (Figure 11), after silicon dioxide hard mask 1 wet etching, just can form two stage steps top profile 6(Figure 12); If repeat twice step 4 and step 5, after silicon dioxide hard mask 1 wet etching, just can form three grades of step-shaped top contouring 7(Figure 13).After slight isotropic etching, just can form larger top Rouno Cormer Pregrinding Wheel 8(Figure 14 at deep trench top).

Claims (8)

1. the formation method of deep trench top fillet, is characterized in that, complete deep plough groove etched after, include following steps:
1) wet method is returned and is carved the hard mask of deep trench, makes exposed portion, deep trench top monocrystalline silicon surface;
2) monocrystalline silicon anisotropic etching, the monocrystalline silicon that deep trench top is exposed forms stair-stepping profile;
3) size of the top fillet formed as required, repeats step 1) ~ 2);
4) wet etching, removes the hard mask of remaining deep trench completely;
5) slight isotropic etching, is radiussed by the contour revising of deep trench top step shape;
6) wet-cleaned, completes the making of deep trench top fillet.
2. method according to claim 1, is characterized in that, step 1), and the hard mask of described deep trench is silicon dioxide.
3. method according to claim 2, is characterized in that, step 1), uses buffered hydrofluoric acid liquid to carry out wet method and returns quarter.
4. method according to claim 1, is characterized in that, step 2), etching gas mainly comprises CF4 gas.
5. method according to claim 1, is characterized in that, step 4), uses buffered hydrofluoric acid liquid to carry out wet etching.
6. method according to claim 1, is characterized in that, step 5), and etching gas mainly comprises CF4, O2 gas.
7. method according to claim 1, is characterized in that, step 5), and etch amount is identical with the radius of top fillet.
8. method according to claim 1, is characterized in that, step 6), uses concentrated sulfuric acid hydrogen peroxide and ammoniacal liquor hydrogen peroxide to carry out wet-cleaned.
CN201310484873.XA 2013-10-16 2013-10-16 Method for forming top fillets of deep trenches Pending CN104576340A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310484873.XA CN104576340A (en) 2013-10-16 2013-10-16 Method for forming top fillets of deep trenches

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310484873.XA CN104576340A (en) 2013-10-16 2013-10-16 Method for forming top fillets of deep trenches

Publications (1)

Publication Number Publication Date
CN104576340A true CN104576340A (en) 2015-04-29

Family

ID=53092122

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310484873.XA Pending CN104576340A (en) 2013-10-16 2013-10-16 Method for forming top fillets of deep trenches

Country Status (1)

Country Link
CN (1) CN104576340A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108074800A (en) * 2016-11-16 2018-05-25 株洲中车时代电气股份有限公司 Manufacturing silicon carbide semiconductor base material trench gate engraving method
CN110071039A (en) * 2019-04-29 2019-07-30 苏州工业园区纳米产业技术研究院有限公司 Deep silicon trench lithographic method and silicon device
CN111081542A (en) * 2018-10-19 2020-04-28 北京北方华创微电子装备有限公司 Method for etching top fillet of main body appearance
CN111106003A (en) * 2019-11-20 2020-05-05 上海华虹宏力半导体制造有限公司 Method for rounding top of trench
CN111244167A (en) * 2020-01-19 2020-06-05 上海华虹宏力半导体制造有限公司 Gate groove filling method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040033695A1 (en) * 2002-08-13 2004-02-19 Go Saito Method for manufacturing semiconductor device
KR100588642B1 (en) * 2004-12-22 2006-06-12 동부일렉트로닉스 주식회사 Method for improving the trench corner rounding
CN1808705A (en) * 2005-01-18 2006-07-26 旺宏电子股份有限公司 Shallow trench isolation method forming round corners by cleaning

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040033695A1 (en) * 2002-08-13 2004-02-19 Go Saito Method for manufacturing semiconductor device
KR100588642B1 (en) * 2004-12-22 2006-06-12 동부일렉트로닉스 주식회사 Method for improving the trench corner rounding
CN1808705A (en) * 2005-01-18 2006-07-26 旺宏电子股份有限公司 Shallow trench isolation method forming round corners by cleaning

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108074800A (en) * 2016-11-16 2018-05-25 株洲中车时代电气股份有限公司 Manufacturing silicon carbide semiconductor base material trench gate engraving method
CN108074800B (en) * 2016-11-16 2020-01-14 株洲中车时代电气股份有限公司 Silicon carbide semiconductor substrate trench gate etching method
CN111081542A (en) * 2018-10-19 2020-04-28 北京北方华创微电子装备有限公司 Method for etching top fillet of main body appearance
CN110071039A (en) * 2019-04-29 2019-07-30 苏州工业园区纳米产业技术研究院有限公司 Deep silicon trench lithographic method and silicon device
CN111106003A (en) * 2019-11-20 2020-05-05 上海华虹宏力半导体制造有限公司 Method for rounding top of trench
CN111244167A (en) * 2020-01-19 2020-06-05 上海华虹宏力半导体制造有限公司 Gate groove filling method

Similar Documents

Publication Publication Date Title
CN104576340A (en) Method for forming top fillets of deep trenches
CN106057674B (en) The manufacturing method of shield grid groove MOSFET
CN104900495A (en) Self-aligned double patterning method and fin field effect transistor manufacturing method
CN103094087B (en) The method of etching groove polysilicon gate
CN103035561B (en) Process method for forming inclined angle at top of deep groove
KR100744658B1 (en) Method for fabricating the same of semiconductor device with recess gate of flask shape
CN104658914A (en) Deep trench manufacturing method capable of improving morphology, and deep trench
CN105118775B (en) Shield grid Transistor forming method
CN103050438A (en) Etching method of contact hole
CN103400796B (en) Etching technology for dual depth shallow trench isolation groove
JP3985537B2 (en) Manufacturing method of semiconductor device
CN103681315A (en) Method for forming buried layer
CN102956617B (en) Method for manufacturing zero-layer photoetching alignment marks
CN104465728B (en) The grid structure and process of separate gate power device
US10714588B2 (en) Metal gate process for FinFET device improvement
CN104733324B (en) A kind of grid groove preparation method of silicon carbide device
CN102054672B (en) Process method for forming minisize pattern on substrate with waved surface
CN105655450B (en) The passivation layer deposition method of high voltage LED chip
CN103779322A (en) Damascene gap structure
CN105448981A (en) VDMOS device, drain electrode structure thereof, and manufacturing method
CN102064130B (en) Method for forming SDMOS contact hole shape beneficial for filling metal
CN111048414B (en) Groove etching and side wall roughening method and light emitting diode
KR100744041B1 (en) Method for forming semiconductor device
CN103000634B (en) The formation method of NOR flash memory and forming method thereof and contact hole
CN208706617U (en) Fleet plough groove isolation structure

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20150429

WD01 Invention patent application deemed withdrawn after publication