CN104239175B - Debugging system, adjustment method and the debugging apparatus of chip - Google Patents
Debugging system, adjustment method and the debugging apparatus of chip Download PDFInfo
- Publication number
- CN104239175B CN104239175B CN201410453793.2A CN201410453793A CN104239175B CN 104239175 B CN104239175 B CN 104239175B CN 201410453793 A CN201410453793 A CN 201410453793A CN 104239175 B CN104239175 B CN 104239175B
- Authority
- CN
- China
- Prior art keywords
- chip
- controller
- computer
- debug command
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The invention discloses debugging system, adjustment method and the debugging apparatus of a kind of chip.Wherein, this debugging system includes: chip, and chip includes the first controller；Second controller, second controller includes first interface, first interface is connected with chip, second controller obtains the second debug command for the form that the first debug command of computer is converted to chip support, and the second debug command is sent to chip, and/or chip is sent to computer for the response of the second debug command；Computer, computer is connected with the second interface of second controller by the serial ports of computer, and computer is for sending the first debug command and/or receiving the chip response for the second debug command.By the present invention, solve and prior art has the chip of internal MCU there is no the problem of serial ports, forward debug command and the response for debug command by second controller, to realize the debugging of the computer chip to having internal MCU.
Description
Technical field
The present invention relates to chip controls field, in particular to debugging system, adjustment method and the debugging apparatus of a kind of chip.
Background technology
DP is turned a kind of HDMI (High Definition Multimedia Interface, HDMI)
In the chip of (DisplayPort, shows interface standard, is a kind of high-definition digital display interface standard), it is internally embedded one
MCU (Micro Control Unit, micro-control unit) is used for controlling the operation of this chip, thus is no longer necessary to outside MCU control
Make this HDMI and turn the chip of DP.There is no serial ports owing to embedding the MCU of this chip internal, be therefore the soft of operation in internal MCU
The debugging of part brings bigger difficulty.
The problem not having serial ports for the chip in prior art with internal MCU, the most not yet proposes effective solution.
Summary of the invention
The problem not having serial ports for the chip in correlation technique with internal MCU, the most not yet proposes effective solution,
To this end, present invention is primarily targeted at debugging system, adjustment method and the debugging apparatus providing a kind of chip, above-mentioned to solve
Problem.
To achieve these goals, according to an aspect of the invention, it is provided the debugging system of a kind of chip, this debugging system
Including: chip, chip includes the first controller；Second controller, second controller includes first interface, first interface and core
Sheet connects, and second controller obtains the second debug command for the form that the first debug command of computer is converted to chip support,
And the second debug command is sent to chip, and/or chip is sent to computer for the response of the second debug command；Computer,
Computer is connected with the second interface of second controller by the serial ports of computer, computer be used for transmission the first debug command and/or
Receive the chip response for the second debug command.
Further, debugging system also includes: either-or switch, is connected with the 3rd interface and second interface of second controller,
The data transmission interface of either-or switch and the first controller connects, and either-or switch is connected with the serial ports of computer, and alternative is opened
Closing for the control command by the 3rd interface computer of second controller, wherein, control command is for controlling first
Device or second controller are connected with computer.
Further, the second interface of second controller includes: interface iSCSI receiving end, the string of the serial ports of interface iSCSI receiving end and computer
Mouth transmitting terminal connects, for receiving the first debug command and/or the control command of computer；Interface transmitting terminal, interface transmitting terminal with
Either-or switch connects, for chip is sent to computer for the response of the second debug command, wherein, and the second debug command
For chip is performed debugging operations.
Further, the data transmission interface of the first controller is input/output interface, and the data transmission interface of the first controller leads to
Crossing either-or switch to be connected with the serial ports receiving terminal of the serial ports of computer, the data transmission interface of the first controller is used for transmission first
The running state of programs data of controller, wherein, running state of programs data are the journey of the interior Program Generating installed of the first controller
Sort run status data.
Further, computer includes: comparator, is connected with the first controller and second controller, and comparator is used for comparing core
Sheet is for the response of the second debug command and running state of programs data, to determine whether chip breaks down.
To achieve these goals, according to an aspect of the invention, it is provided the adjustment method of a kind of chip, this adjustment method
Including: receiving the first debug command from computer, wherein, the first debug command is for performing debugging operations to chip；Will
First debug command is converted to the form of chip support and obtains the second debug command；According to the second debug command, chip is performed debugging
Operation, and obtain the chip response for the second debug command.
Further, adjustment method also includes: receiving the running state of programs data of the first controller, wherein, program runs shape
State data are the running state of programs data of the interior Program Generating installed of the first controller；According to running state of programs data and chip
Response for the second debug command judges whether chip breaks down.
Further, according to running state of programs data and chip for the response of the second debug command judge chip whether occur therefore
Barrier includes: determining program running state data is the most consistent for the response of the second debug command with chip；At running state of programs
Data and chip for the response of the second debug command consistent in the case of, then judge that chip does not break down；Transport in program
In the case of row status data and the chip non_uniform response for the second debug command, then judge chip failure.
Further, after the form that the first debug command is converted to chip support obtains the second debug command, adjustment method
Also include: sending return value to computer, wherein, return value represents that the first debug command converts.
To achieve these goals, according to a further aspect in the invention, it is provided that the debugging apparatus of a kind of chip, this debugging apparatus
Including: receiver module, for receiving the first debug command from computer, wherein, the first debug command is for holding chip
Row debugging operations；Modular converter, obtains the second debug command for the first debug command is converted to the form of chip support；Hold
Row module, for chip performing debugging operations according to the second debug command, and obtains the chip response for the second debug command.
Using the embodiment of the present invention, by being connected with the second interface of second controller by the serial ports of computer, second controller can
To receive the first debug command from computer, and the form that this first debug command is converted to chip support is obtained the second tune
Examination order, this second debug command is sent to chip by second controller, and chip responds according to above-mentioned second control command,
And this response is fed back to second controller, after second controller receives this response, send the response to computer.By
Serial ports is not had, it is impossible to receive the first debug command of computer, by above-described embodiment, second controller can be passed through in chip
First debug command of computer is forwarded to chip, then uses this debug command that chip is debugged, and by the second control
Chip is sent to computer by device processed for the response of this debug command.By embodiment, achieve chip by second controller
With the connection of computer, solve and prior art has the chip of internal MCU there is no the problem of serial ports, pass through second controller
Forward debug command and the response for debug command, to realize the debugging of the computer chip to having internal MCU, it is possible to just
The chip with internal MCU is debugged by prompt ground.
Accompanying drawing explanation
Accompanying drawing described herein is used for providing a further understanding of the present invention, constitutes the part of the application, and the present invention shows
Meaning property embodiment and explanation thereof are used for explaining the present invention, are not intended that inappropriate limitation of the present invention.In the accompanying drawings:
Fig. 1 is the schematic diagram of the debugging system of chip according to embodiments of the present invention；
Fig. 2 is the schematic diagram of a kind of debugging system optionally with internal MCU chip according to embodiments of the present invention；
Fig. 3 is the flow chart of the adjustment method of chip according to embodiments of the present invention；And
Fig. 4 is the schematic diagram of the debugging apparatus of chip according to embodiments of the present invention.
Detailed description of the invention
In order to make those skilled in the art be more fully understood that the present invention program, below in conjunction with the accompanying drawing in the embodiment of the present invention,
Technical scheme in the embodiment of the present invention is clearly and completely described, it is clear that described embodiment is only the present invention
The embodiment of a part rather than whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art are not having
Have and make the every other embodiment obtained under creative work premise, all should belong to the scope of protection of the invention.
It should be noted that term " first " in description and claims of this specification and above-mentioned accompanying drawing, " second " etc.
It is for distinguishing similar object, without being used for describing specific order or precedence.Should be appreciated that the data of so use
Can exchange in the appropriate case, in order to embodiments of the invention described herein can with except here illustrate or describe that
Order beyond Xie is implemented.Additionally, term " includes " and " having " and their any deformation, it is intended that cover not
Exclusive comprises, and such as, contains series of steps or the process of unit, method, system, product or equipment are not necessarily limited to clearly
Those steps listed to Chu or unit, but can include the most clearly listing or for these processes, method, product or
Other step that equipment is intrinsic or unit.
Fig. 1 is the flow chart of the debugging system of chip according to embodiments of the present invention, and this debugging system may include that as shown in Figure 1
Chip 10, chip can include the first controller 11, second controller 30 and computer 50.
Wherein, second controller can include first interface, and first interface is connected with chip, and second controller is for by computer
The first debug command be converted to the form of chip support and obtain the second debug command, and the second debug command is sent to chip,
And/or chip is sent to computer for the response of the second debug command；Computer passes through serial ports and the second controller of computer
The second interface connect, computer is for sending the first debug command and/or receiving chip for the response of the second debug command.
Alternatively, the first controller and second controller can be MCU (Micro Control Unit, micro-control unit).
Using the embodiment of the present invention, by being connected with the second interface of second controller by the serial ports of computer, second controller can
To receive the first debug command from computer, and the form that this first debug command is converted to chip support is obtained the second tune
Examination order, this second debug command is sent to chip by second controller, and chip responds according to above-mentioned second control command,
And this response is fed back to second controller, after second controller receives this response, send the response to computer.By
Serial ports is not had, it is impossible to receive the first debug command of computer, by above-described embodiment, second controller can be passed through in chip
First debug command of computer is forwarded to chip, then uses this debug command that chip is debugged, and by the second control
Chip is sent to computer by device processed for the response of this debug command.By embodiment, achieve chip by second controller
With the connection of computer, solve and prior art has the chip of internal MCU there is no the problem of serial ports, pass through second controller
Forward debug command and the response for debug command, to realize the debugging of the computer chip to having internal MCU, it is possible to just
The chip with internal MCU is debugged by prompt ground.
According to the above embodiment of the present invention, debugging system can also include: either-or switch, with the 3rd interface of second controller
Connecting with the second interface, the data transmission interface of either-or switch and the first controller connects, either-or switch and the string of computer
Mouth connects, and either-or switch is for the control command by the 3rd interface computer of second controller.
Wherein, control command is for being connected the first controller or second controller with computer.
Specifically, control command is sent the second interface to second controller by its serial ports by computer, and second controller passes through
This control command, to after this control command, is sent to alternative by its second interface by the 3rd interface of second controller
Switch, either-or switch can select to be connected the first controller with computer according to above-mentioned control command, or control second
Device processed is connected with computer.
Need it is further noted that the second interface of second controller may include that interface iSCSI receiving end, interface iSCSI receiving end and meter
The serial ports transmitting terminal of the serial ports of calculation machine connects, for receiving the first debug command and/or the control command of computer；Interface transmitting terminal,
Interface transmitting terminal is connected with either-or switch, for chip is sent to computer for the response of the second debug command.
Wherein, the second debug command is for performing debugging operations to chip.This debugging operations can be the operation accessing this chip,
As, read/write operation.
In the above embodiment of the present invention, computer sends control command, and this control command is by the serial ports of the serial ports of computer
Transmitting terminal sends the second interface to second controller, and second controller receives above-mentioned by the interface iSCSI receiving end of its second interface
After control command, by the 3rd interface, this control command is sent to either-or switch.
Specifically, if this control command is connected with computer for controlling the first controller, then either-or switch is receiving this
After control command, being connected with the serial ports of computer by the data transmission interface of the first controller, this computer-chronograph can pass through it
Serial ports receives the data (e.g., running state of programs data) from the first controller；If this control command is for controlling the second control
Device processed is connected with computer, then either-or switch is after receiving this control command, by connecing of the second interface of second controller
Mouth transmitting terminal is connected with the serial ports of computer, and this computer-chronograph can receive, by its serial ports, the chip pair that second controller receive
Response in the second debug command.
By the above embodiment of the present invention, controlled the connection of the first controller and second controller and computer by either-or switch,
Specifically, the first controller is connected by the control command that either-or switch sends according to this computer with computer, or by second
Controller is connected with computer.By the above embodiment of the present invention, computer can generate selection and the first controller as required
The control command connected or be connected with second controller, to obtain the data required for computer or information.
According to the above embodiment of the present invention, the data transmission interface of the first controller can be input/output interface, the first controller
Data transmission interface be connected with the serial ports receiving terminal of the serial ports of computer by either-or switch, the data of the first controller are transmitted
Interface is for sending the running state of programs data of the first controller, and wherein, running state of programs data are peace in the first controller
The running state of programs data of the Program Generating of dress.
Specifically, when computer sends the control command selecting to be connected with the first controller, either-or switch is by the first controller
Data transmission interface be connected with the serial ports receiving terminal of the serial ports of computer, now, the first controller can be transmitted by its data
The running state of programs data of the Program Generating installed in the first controller are sent to computer by interface.
By the above embodiment of the present invention, control command is sent to either-or switch by second controller, can control by computer
Either-or switch processed performs this control command, it is achieved with the connection of the first controller, to obtain the program installed in the first controller
The running state of programs data generated.
Need it is further noted that computer can also include: comparator, be connected with the first controller and second controller,
Comparator for comparable chip for the response of the second debug command and running state of programs data, with determine chip whether occur therefore
Barrier.
Specifically, it is judged that running state of programs data are the most consistent for the response of the second debug command with chip；Run in program
Status data and chip for the response of the second debug command consistent in the case of, then judge that chip does not break down；In journey
In the case of sort run status data and the chip non_uniform response for the second debug command, then judge chip failure.
In the above embodiment of the present invention, when judging chip failure, determine the fault type of chip, and obtain with
The more fresh information that this fault type is corresponding, uses the program of this renewal information updating the first controller, to repair this fault.
By the above embodiment of the present invention, adjust for second when computer receives said procedure running state data and said chip
During the response of examination order, computer can be to receiving said procedure running state data and said chip for the by comparator
The response of two debug commands compares, to determine whether chip breaks down.
Fig. 2 is the schematic diagram of a kind of debugging system optionally with internal MCU chip according to the above embodiment of the present invention.
As in figure 2 it is shown, I2C is connected with the first interface of the chip in above-described embodiment and second controller.
Wherein, GPIO port is General Purpose Input Output, general input/output port；I2C is
Inter-Integrated Circuit, twin wire universal serial bus.
2 operation principle of debugging system that the embodiment of the present invention be discussed in detail below in conjunction with the accompanying drawings.
First initiated serial ports control command (i.e. control command in above-described embodiment) by the software of computer 50, pass through computer
TX end (the i.e. string of the serial ports of the computer in above-described embodiment of serial ports 2 (i.e. the serial ports of the computer in above-described embodiment)
Mouth transmitting terminal) send it to second controller 30, second controller is by serial ports 1 (i.e. the second control in above-described embodiment
Second interface of device) RX end (i.e. the interface iSCSI receiving end of the second interface of the second controller in above-described embodiment) receive this
After serial ports control command, controlled by GPIO2 port (i.e. the data transmission interface of the first controller in above-described embodiment)
Either-or switch 70 gates TX end (i.e. second interface of the second controller in above-described embodiment of the serial ports 1 of second controller
Interface transmitting terminal) with the RX end (i.e. the serial ports receiving terminal of the serial ports of the computer in above-described embodiment) of the serial ports 2 of computer
Connect.The software of computer reads command script file, and by instruction (i.e. the in above-described embodiment in command script file
One debug command) it is sent to second controller by the TX end of the serial ports 2 of computer.The second controller RX by serial ports 1
After termination receives above-mentioned instruction, this instruction is converted to corresponding I2C and operates (i.e. the second debug command in above-described embodiment),
Realize the control to chip 10 by I2C operation, and read the response that chip operates for I2C.Second controller passes through serial ports
The TX end of 2 sends and returns value to computer, completes once-through operation, and wherein, this return value represents that above-mentioned instruction conversion completes；
The response that the chip read operates for I2C is sent to computer by second controller simultaneously.
Wherein, the response that the instruction in serial ports control command, command script file and chip operate for corresponding I2C
Think string format；Command script file can include one or more the first above-mentioned debug command.
In the above embodiment of the present invention, the software of computer can show on its interface that the chip received is grasped for I2C
This response is also saved as journal file, in case follow-up use by the response made；The software of computer can also be by command script file
Being stored as instruction set, the instruction in instruction set can be instruction (i.e. the in above-described embodiment that depositor performs read-write operation
One debug command), and instruction (the i.e. control in above-described embodiment that the input controlling the RX end of the serial ports 2 of computer selects
Order).
Need it is further noted that the software of computer can perform a plurality of instruction automatically according to predetermined command script file.
Specifically, after the return value of software receipt to every first debug command of computer, according to return value decision instruction script
Instruction in file is the most all read, if the instruction in command script file is the most all read, then continues to read instruction
Next in script file instructs and sends it to second controller and change, until completing the institute in command script file
Till having instruction.
In order to obtain the running state of programs of the first controller of chip internal, serial ports can be initiated by the software of computer and control life
Make (i.e. control command in above-described embodiment) and sent to second controller by the TX end of the serial ports 2 of computer, the second control
After device processed receives this control command by the RX termination of serial ports 1, gate PC end by GPIO2 port controlling either-or switch
The RX end of serial ports 2 be connected with the GPIO1 port (i.e. the 3rd interface of the second controller in above-described embodiment) of chip.Core
Its internal running state of programs data are passed through the GPIO1 port transmission software to computer by the first controller within sheet, its
In, running state of programs data are the running state of programs data of the interior Program Generating installed of the first controller.
The software receipt of computer, will according to the first controller running status correspondence table to after above-mentioned running state of programs data
The running state of programs data of GPIO1 port transmission are converted to running state of programs information, and are shown in computer display
On.For the response that I2C operates, the software of computer judges that chip is by comparing said procedure running state information and chip
No break down, in the case of said procedure running state information is consistent with the response that chip operates for I2C, then judge
Chip does not break down；In the case of the non_uniform response that said procedure running state information and chip operate for I2C,
Then can determine whether out chip failure.
Wherein, its internal running state of programs data can be 16 binary data by GPIO1 port analog by the first controller
The serial ports waveform of form sends the software to computer.
Pass through the above embodiment of the present invention, it is possible to use the control command of the software initiation of computer and the first debug command also show
Chip status, the debugging instruction utilizing second controller to be sent by computer is converted to I2C and operates to complete the debugging to chip,
First controller can utilize GPIO1 port analog serial data to send, and sends in terms of extremely by the running state of programs by internal MCU
The RX end of the serial ports 2 of calculation machine.Use the above embodiment of the present invention, second controller and either-or switch can be passed through, solve
The chip with internal MCU does not has the problem of serial ports, it is achieved that the debugging of the computer chip to having internal MCU.
Fig. 3 is the flow chart of the adjustment method of chip according to embodiments of the present invention, as it is shown on figure 3, the method can include as
Lower step:
Step S302, receives the first debug command from computer.
Wherein, the first debug command is for performing debugging operations to chip.
Step S304, the form that the first debug command is converted to chip support obtains the second debug command.
Step S306, performs debugging operations according to the second debug command, and obtains the chip sound for the second debug command chip
Should.
Use the embodiment of the present invention, by receiving the first debug command from computer, and this first debug command is converted to
The form of chip support obtains the second debug command, according to the second debug command, chip performs debugging operations, and obtains chip pair
Response in the second debug command.Owing to chip does not has serial ports, it is impossible to be directly connected and receive the first tune of computer with computer
Examination order, by above-described embodiment, the form that the first debug command of computer can be converted to chip support obtains the second tune
Examination order, then uses the second debug command to debug chip, and obtains the chip response for the second debug command, logical
Cross this embodiment, it is achieved that chip and the connection of computer, solve and prior art has internal MCU (Micro Control
Unit, micro-control unit) the chip problem that do not has serial ports, it is achieved that the debugging of the computer chip to having internal MCU,
Easily the chip with internal MCU can be debugged.
Inside MCU in the above embodiment of the present invention can be the first controller, and above-mentioned adjustment method can be real by second
Execute example execution above-mentioned steps to realize.
Second debug command therein is for performing debugging operations to chip.This debugging operations can be the operation accessing this chip,
As, read/write operation.
In the above embodiment of the present invention, computer sends control command, and this control command can control the first controller and meter
Calculation machine is set up and is connected, to receive the running state of programs data of the first controller；Second controller can also be controlled build with computer
Vertical connection, to receive the chip response for the second debug command of second controller feedback.
Specifically, if the control command that computer sends is connected with computer for controlling the first controller, then either-or switch
After receiving this control command, the data transmission interface of the first controller is connected with the serial ports of computer, this computer-chronograph
The data (e.g., running state of programs data) from the first controller can be received by its serial ports；If this control command is used for
Control second controller to be connected with computer, then either-or switch is after receiving this control command, by the of second controller
The interface transmitting terminal of two interfaces is connected with the serial ports of computer, and this computer-chronograph can receive second controller by its serial ports and receive
The chip arrived is for the response of the second debug command.
According to the above embodiment of the present invention, adjustment method can also include: receives the running state of programs data of the first controller,
Wherein, the running state of programs data of the Program Generating installed in running state of programs data are the first controller；Transport according to program
For the response of the second debug command, row status data and chip judge whether chip breaks down.
Specifically, according to running state of programs data and chip, the response of the second debug command is judged whether chip breaks down
May include that determining program running state data is the most consistent for the response of the second debug command with chip；Shape is run in program
State data and chip for the response of the second debug command consistent in the case of, then judge that chip does not break down；In program
In the case of running state data and the chip non_uniform response for the second debug command, then judge chip failure.
In the above embodiment of the present invention, when judging chip failure, determine the fault type of chip, and obtain with
The more fresh information that this fault type is corresponding, uses the program of this renewal information updating the first controller, to repair this fault.
According to the above embodiment of the present invention, the form that the first debug command is converted to chip support obtain the second debug command it
After, adjustment method can also include: sending return value to computer, wherein, return value represents that the first debug command is changed
Complete.
In the above embodiment of the present invention, PC end software can show on its interface that the chip received is for corresponding I2C
This response is also saved as journal file, in case follow-up use by the response of operation；Command script file can also be deposited by PC end software
Storage is instruction set, and the instruction in instruction set can be the instruction (the i.e. first debug command) that depositor performs read-write operation, and
Control the instruction that the input of PC serial ports RX end selects.
Need it is further noted that PC end software can perform a plurality of instruction automatically according to predetermined command script file.Specifically
Ground, after the return value of PC end software receipt to every the first debug command, according in return value decision instruction script file
Instruction is the most all read, if the instruction in command script file is the most all read, then continues to read command script file
In next instruction and send it to outside MCU and change, until completing all instructions in command script file.
By the above embodiment of the present invention, the form that the first debug command of computer can be converted to chip support obtains second
Debug command, then uses the second debug command to debug chip, and obtains the chip response for the second debug command,
The program of the Program Generating responding for the second debug command according to the chip received simultaneously and installing in the first controller is run
Status data, it is judged that whether chip breaks down.By the above embodiment of the present invention, can be easily to having internal MCU's
Chip carries out debugging and obtaining the running state of programs of chip internal MCU, solves the chip in prior art with internal MCU
The problem not having serial ports, it is achieved that the debugging of the computer chip to having internal MCU.
It should be noted that can be at the computer of such as one group of computer executable instructions in the step shown in the flow chart of accompanying drawing
System performs, and, although show logical order in flow charts, but in some cases, can be to be different from this
The step shown or described by order execution at place.
Fig. 4 is the schematic diagram of the debugging apparatus of chip according to embodiments of the present invention, and as shown in Figure 4, this debugging apparatus can wrap
Include: receiver module 31, modular converter 33 and execution module 35.
Wherein, receiver module, for receiving the first debug command from computer, wherein, the first debug command is for core
Sheet performs debugging operations；Modular converter, obtains the second debug command for the first debug command is converted to the form of chip support；
Perform module, for chip being performed debugging operations according to the second debug command, and obtain the chip sound for the second debug command
Should.
Use the embodiment of the present invention, by receiving the first debug command from computer, and this first debug command is converted to
The form of chip support obtains the second debug command, according to the second debug command, chip performs debugging operations, and obtains chip pair
Response in the second debug command.Owing to chip does not has serial ports, it is impossible to be directly connected and receive the first tune of computer with computer
Examination order, by above-described embodiment, the form that the first debug command of computer can be converted to chip support obtains the second tune
Examination order, then uses the second debug command to debug chip, and obtains the chip response for the second debug command, logical
Cross this embodiment, it is achieved that chip and the connection of computer, solve and prior art has internal MCU (Micro Control
Unit, micro-control unit) the chip problem that do not has serial ports, it is achieved that the debugging of the computer chip to having internal MCU,
Easily the chip with internal MCU can be debugged.
The using method that modules provided in the present embodiment step corresponding with embodiment of the method is provided is identical, application scenarios
Can also be identical.It is noted, of course, that the content that can be not limited in embodiment of the method for the scheme that above-mentioned module relates to and
Scene, and above-mentioned module may operate in terminal or mobile terminal, can be realized by software or hardware.
As can be seen from the above description, present invention achieves following technique effect:
Using the embodiment of the present invention, by being connected with the second interface of second controller by the serial ports of computer, second controller can
To receive the first debug command from computer, and the form that this first debug command is converted to chip support is obtained the second tune
Examination order, this second debug command is sent to chip by second controller, and chip responds according to above-mentioned second control command,
And this response is fed back to second controller, after second controller receives this response, send the response to computer.By
Serial ports is not had, it is impossible to receive the first debug command of computer, by above-described embodiment, second controller can be passed through in chip
First debug command of computer is forwarded to chip, then uses this debug command that chip is debugged, and by the second control
Chip is sent to computer by device processed for the response of this debug command.By embodiment, achieve chip by second controller
With the connection of computer, solve and prior art has the chip of internal MCU there is no the problem of serial ports, pass through second controller
Forward debug command and the response for debug command, to realize the debugging of the computer chip to having internal MCU, it is possible to just
The chip with internal MCU is debugged by prompt ground.
Obviously, those skilled in the art should be understood that each module of the above-mentioned present invention or each step can be with general calculating
Device realizes, and they can concentrate on single calculating device, or is distributed on the network that multiple calculating device is formed,
Alternatively, they can realize with calculating the executable program code of device, it is thus possible to be stored in storing device
In perform by calculating device, or they are fabricated to respectively each integrated circuit modules, or by the multiple modules in them
Or step is fabricated to single integrated circuit module and realizes.So, the present invention is not restricted to the combination of any specific hardware and software.
The foregoing is only the preferred embodiments of the present invention, be not limited to the present invention, for those skilled in the art
For, the present invention can have various modifications and variations.All within the spirit and principles in the present invention, any amendment of being made, etc.
With replacement, improvement etc., should be included within the scope of the present invention.
Claims (9)
1. the debugging system of a chip, it is characterised in that including:
Chip, described chip includes the first controller；
Second controller, described second controller includes first interface, and described first interface is connected with described chip, described
Second controller obtains the second debugging life for the form that the first debug command of computer is converted to described chip support
Order, and described second debug command is sent to described chip, and/or by described chip for described second debug command
Response is sent to described computer；
Described computer, described computer is connected with the second interface of described second controller by the serial ports of described computer,
Described computer is for sending described first debug command and/or receiving the described chip sound for described second debug command
Should；
Wherein, described debugging system also includes:
Either-or switch, is connected with the 3rd interface and described second interface of described second controller, described either-or switch
Being connected with the data transmission interface of described first controller, described either-or switch is connected with the described serial ports of described computer,
Described either-or switch is used for the control command by computer described in described 3rd interface of described second controller,
Wherein, described control command is for being connected described first controller or described second controller with described computer.
Debugging system the most according to claim 1, it is characterised in that described second interface of described second controller includes:
Interface iSCSI receiving end, described interface iSCSI receiving end is connected with the serial ports transmitting terminal of the described serial ports of described computer, is used for connecing
Receive described first debug command of described computer and/or described control command；
Interface transmitting terminal, described interface transmitting terminal is connected with described either-or switch, for by described chip for described the
The response of two debug commands is sent to described computer,
Wherein, described second debug command is for performing debugging operations to described chip.
Debugging system the most according to claim 1, it is characterised in that the described data transmission interface of described first controller is defeated
Entering/output interface, the described data transmission interface of described first controller is by described either-or switch and described computer
The serial ports receiving terminal of described serial ports connects, and the described data transmission interface of described first controller is used for sending described first control
The running state of programs data of device processed, wherein, described running state of programs data are the interior journey installed of described first controller
The running state of programs data that sequence generates.
Debugging system the most according to claim 3, it is characterised in that described computer includes:
Comparator, is connected with described first controller and described second controller, and described comparator is for relatively described chip
For response and the described running state of programs data of described second debug command, to determine whether described chip breaks down.
5. an adjustment method for chip, is applied in the described debugging system any one of Claims 1-4, it is characterised in that
Including:
Receiving the first debug command from computer, wherein, described first debug command for performing debugging behaviour to chip
Make；
The form that described first debug command is converted to described chip support is obtained the second debug command；
According to described second debug command, described chip performed described debugging operations, and obtain described chip for described the
The response of two debug commands.
Adjustment method the most according to claim 5, it is characterised in that described adjustment method also includes:
Receiving the running state of programs data of described first controller, wherein, described running state of programs data are described
The running state of programs data of the Program Generating installed in one controller；
According to described running state of programs data and described chip, described chip is judged for the response of described second debug command
Whether break down.
Adjustment method the most according to claim 6, it is characterised in that according to described running state of programs data and described chip
The response of described second debug command is judged whether described chip breaks down include:
Judge that described running state of programs data are the most consistent for the response of described second debug command with described chip；
In the case of described running state of programs data and described chip are consistent for the response of described second debug command,
Then judge that described chip does not break down；
Described running state of programs data and described chip for the non_uniform response of described second debug command in the case of
Under, then judge described chip failure.
Adjustment method the most according to claim 5, it is characterised in that described first debug command is being converted to described chip
After the form supported obtains the second debug command, described adjustment method also includes:
Sending return value to described computer, wherein, described return value represents that described first debug command converts.
9. the debugging apparatus of a chip, it is characterised in that be applied in the described debugging system any one of Claims 1-4,
Described debugging apparatus includes:
Receiver module, for receiving the first debug command from computer, wherein, described first debug command is for right
Chip performs debugging operations；
Modular converter, obtains the second debug command for described first debug command is converted to the form of described chip support；
Perform module, be used for according to described second debug command the described chip described debugging operations of execution, and obtain described
Chip is for the response of described second debug command.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410453793.2A CN104239175B (en) | 2014-09-05 | 2014-09-05 | Debugging system, adjustment method and the debugging apparatus of chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410453793.2A CN104239175B (en) | 2014-09-05 | 2014-09-05 | Debugging system, adjustment method and the debugging apparatus of chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104239175A CN104239175A (en) | 2014-12-24 |
| CN104239175B true CN104239175B (en) | 2016-08-24 |
Family
ID=52227298
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410453793.2A Active CN104239175B (en) | 2014-09-05 | 2014-09-05 | Debugging system, adjustment method and the debugging apparatus of chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104239175B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105335548B (en) * | 2015-09-24 | 2019-05-24 | 深圳市芯海科技有限公司 | A kind of MCU emulation mode for ICE |
| CN111651308B (en) * | 2020-04-24 | 2024-01-30 | 广州视源电子科技股份有限公司 | Method and device for acquiring debugging data of DP-HDMI chip and intelligent device |
| CN112069015B (en) * | 2020-11-10 | 2021-02-23 | 鹏城实验室 | Instruction execution method and device for instruction simulator, terminal equipment and storage medium |
| CN115037364B (en) * | 2022-06-08 | 2023-08-15 | 上海百功半导体有限公司 | Debugging system and method for optical communication chip |
| CN115033444B (en) * | 2022-08-10 | 2022-11-15 | 合肥健天电子有限公司 | 8051 core-based online debugging circuit control device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101672878A (en) * | 2008-09-12 | 2010-03-17 | 晨星软件研发(深圳)有限公司 | Chip testing device and chip testing method |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1779478A (en) * | 2004-11-24 | 2006-05-31 | 上海华园微电子技术有限公司 | LCOS-driven chip tester and testing method thereof |
| CN102231128A (en) * | 2011-07-06 | 2011-11-02 | 青岛海信信芯科技有限公司 | Online debugging method and debugging host |
| CN103164307A (en) * | 2011-12-12 | 2013-06-19 | 鸿富锦精密工业（深圳）有限公司 | Debugging system and debugging method |
| CN103812695A (en) * | 2014-01-26 | 2014-05-21 | 青岛海信宽带多媒体技术有限公司 | Software debugging method and device for SFP (small form pluggable) ONU (optical network unit) |
-
2014
- 2014-09-05 CN CN201410453793.2A patent/CN104239175B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101672878A (en) * | 2008-09-12 | 2010-03-17 | 晨星软件研发(深圳)有限公司 | Chip testing device and chip testing method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104239175A (en) | 2014-12-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104239175B (en) | Debugging system, adjustment method and the debugging apparatus of chip | |
| CN103616937B (en) | A kind of mainboard, PCIE network interface card and server system | |
| CN107341083B (en) | Interface controller verification method and system | |
| US10964292B2 (en) | System with display apparatuses and method of controlling the same | |
| CN108897647B (en) | Test system, test method and device | |
| US10033546B2 (en) | Method and system for reprogramming | |
| CN104363486A (en) | Combined television and USB (universal serial bus) sharing method thereof | |
| CN108896841A (en) | Test macro, test method and device | |
| CN111203869B (en) | Robot system maintenance method and device, robot and readable storage medium | |
| KR20110120187A (en) | System and method for customizing a scsi error response received from a scsi target in a storage network environment | |
| CN107948063A (en) | A kind of method and access device for establishing aggregated links | |
| CN107911372B (en) | Method and device for realizing access of serial device to Ethernet based on logic device | |
| CN106647393A (en) | CAN bus automatic coding circuit and method | |
| US7484123B2 (en) | Micro telecommunications computing architecture, MicroTCA, test system and method | |
| CN104483849B (en) | Many main control module attachment structures and its recognition methods, combination | |
| CN104332129B (en) | Concatenation unit data back method, concatenation unit and tiled display | |
| CN104734900A (en) | Sending control method for communication protocol testing | |
| CN105320120B (en) | Simulate the apparatus and method that compressor of air conditioner starts failure | |
| CN106371962A (en) | Cross-platform drive test method, apparatus and system | |
| CN114490495A (en) | Control method, control device, terminal equipment and computer readable storage medium | |
| CN112702377B (en) | Data stream conversion system | |
| CN113835946A (en) | Pressure testing method for data exchange | |
| CN103731329A (en) | Anti-interference method of I2C bus communication system | |
| CN104021050A (en) | Server | |
| CN205195861U (en) | Distributing type video drive control system and distributing type concatenation screen test system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |