CN104183650A - Oxide semiconductor thin film transistor - Google Patents

Oxide semiconductor thin film transistor Download PDF

Info

Publication number
CN104183650A
CN104183650A CN201410456678.0A CN201410456678A CN104183650A CN 104183650 A CN104183650 A CN 104183650A CN 201410456678 A CN201410456678 A CN 201410456678A CN 104183650 A CN104183650 A CN 104183650A
Authority
CN
China
Prior art keywords
source
electrode layer
drain
metal electrode
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410456678.0A
Other languages
Chinese (zh)
Inventor
司红康
金一琪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lu'an City Huahai Electronic Equipment Technology Co Ltd
Original Assignee
Lu'an City Huahai Electronic Equipment Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lu'an City Huahai Electronic Equipment Technology Co Ltd filed Critical Lu'an City Huahai Electronic Equipment Technology Co Ltd
Priority to CN201410456678.0A priority Critical patent/CN104183650A/en
Publication of CN104183650A publication Critical patent/CN104183650A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0856Source regions
    • H01L29/086Impurity concentration or distribution
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843Source or drain regions of field-effect devices
    • H01L29/0847Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0873Drain regions
    • H01L29/0878Impurity concentration or distribution
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Thin Film Transistor (AREA)

Abstract

The invention relates to an oxide semiconductor thin film transistor. Hydrogen concentration distribution is introduced into the area where a source metal electrode layer makes contact with a source electrode area and the area where a drain metal electrode layer makes contact with a drain electrode area. The hydrogen concentration introduced into an interface of the source metal electrode layer and the source electrode area and the hydrogen concentration introduced into an interface of the drain metal electrode layer and the drain electrode area are highest, and the hydrogen concentration introduced in the directions away from the interfaces decreases gradually. Furthermore, a source area portion and a drain area portion which are close to a channel area are not covered with the source metal electrode layer and the drain metal electrode layer, and hydrogen concentration distribution is not introduced into the end, away from the source area, of the source metal electrode layer, the end, away from the drain area, of the drain metal electrode layer and the channel area. Under the condition that the performance of the oxide semiconductor thin film transistor is not reduced, series resistance of the oxide semiconductor thin film transistor can be effectively reduced.

Description

A kind of oxide semiconductor thin-film transistor
Technical field
The present invention relates to a kind of thin-film transistor, especially a kind of oxide semiconductor thin-film transistor.
Background technology
Thin-film transistor is as a kind of field-effect semiconductor device, there is the important utilization can not be substituted in demonstration fields such as active matrix display drivings, performance and the manufacturing process of semiconductor active material on device has vital impact, thin-film transistor taking silicon as active semiconductor material tends to exist mobility low, the shortcoming that light sensitivity is strong.Transparent broad-band gap oxide semiconductor material taking zinc oxide as representative can be good at solving the shortcoming of silicon semiconductor material, comprises ZnO as the oxide semiconductor material that can be used for thin-film transistor, MgZnO, Zn-Sn-O, In-Zn-O, SnO, Ga 2o 3, In-Ga-O, In 30 2, the material of the excellent performances such as In-Ga-Zn-O.But along with demonstration field develops rapidly, at present more and more higher to the characteristic requirements of oxide semiconductor thin-film transistor, for example require less series resistance, higher mobility.
Summary of the invention
The invention reside in and solve in the situation that not causing oxide thin film transistor hydraulic performance decline, reduce the series resistance of oxide semiconductor thin-film transistor;
The invention provides a kind of thin-film transistor for solving the problems of the technologies described above, comprise dielectric substrate; Be positioned at the grid electrode layer in dielectric substrate; Be positioned at the gate insulator that covers described grid electrode layer in dielectric substrate; Oxide semiconductor layer is formed on gate insulator, and comprises the channel region just right with grid electrode layer and the source drain region that is positioned at channel region two ends; Metal electrode layer is leaked in source, is positioned in source drain region; It is characterized in that: the region contacting with described source drain region at described source leakage metal electrode layer has the hydrogen concentration distribution of introducing;
Further, in described source metal electrode layer and interface, described source region, and the hydrogen concentration that introduce the interface of described drain metal electrode and described drain region is the highest, and the hydrogen concentration of introducing in the direction away from interface diminishes gradually;
Further, leak in described source the hydrogen concentration distribution that metal electrode layer is not introduced away from one end of described source and drain areas;
Further, do not cover described source-drain electrode metal electrode layer in the described source and drain areas part near described channel region, and in described channel region, there is no the hydrogen concentration distribution of introducing;
Further, the length of the described source and drain areas part of the described close described channel region that does not cover described source-drain electrode metal electrode layer be source-drain electrode area length of field 1/8 to 1/10 between;
Further, described source leakage metal electrode layer is selected from the one in aluminium, titanium, molybdenum, neodymium, yttrium or tantalum;
Further, described oxide semiconductor layer is the one in Zn-Sn-O, In-Zn-O, In-Ga-O, MgZnO, In2O3 layer;
Further, described oxide semiconductor layer is MgZnO layer, and this MgZnO layer of side prepares by Sol-Gel method.
Brief description of the drawings
Fig. 1-3 oxide semiconductor thin-film transistor of the present invention is at the sectional view of each preparatory phase.
Embodiment
The present invention can reduce source electrode, and the resistance between drain electrode and oxide semiconductor can not thought threshold voltage, cut-off current and mobility by shadow simultaneously;
Referring to the oxide semiconductor thin-film transistor sectional view of the present invention shown in Fig. 3, transistor 100 comprises dielectric substrate 101, in this dielectric substrate 101, deposit bottom grid layer 103, insulating cover 102 covers in dielectric substrate 101 to cover the form of bottom grid 103 completely, to play the effect of insulation isolation, as the gate dielectric layer of thin-film transistor, these gate dielectric layer 102 materials are elected silicon oxide layer as simultaneously.Oxide semiconductor layer 104 is positioned on this gate dielectric layer 102, the just right oxide semiconductor region of bottom grid 103 is formed as channel region 1041, one side in the region of channel region 1041 both sides is formed as source region 1042, and the opposite side of channel region is formed as drain region 1042; Source metal electrode 105 and drain metal electrode 105 are formed on source region 1042 and drain region 1042, do not covering source metal electrode layer 105 and drain metal electrode layer 105 near source region 1042 and drain region 1042 parts of channel region 1041, this partial-length (along orientation) be preferably source-drain electrode area length of field 1/4 to 1/2 between.Interface zone at source metal electrode layer 105 with source region 1042, and there is hydrogen ion doped at drain metal electrode layer 105 and the interface zone of drain region 1042.This interface zone is the highest with the hydrogen concentration of the interface introducing of drain region 1042 with 1042 interfaces, source region and drain metal electrode 105 at source metal electrode layer 105, and the hydrogen concentration of introducing in the direction away from interface diminishes gradually, that is to say, the hydrogen concentration of introducing diminishes towards the inside of source metal electrode layer 105 gradually from source metal electrode layer 105 and the interface of source region 1042, diminishes gradually towards the inside of source region 1042; The hydrogen concentration of introducing diminishes towards the inside of drain metal electrode layer 105 gradually from drain metal electrode layer 105 and the interface of drain region 1042, diminishes gradually towards the inside of drain region 1042.One end at source metal electrode layer 105 away from source region 1042, conventionally contact with wiring layer the hydrogen distribution that does not introduce in the source metal electrode layer region that is connected, that is to say that the hydrogen concentration distribution of introducing does not extend to the surface of source metal electrode layer 105, doing is like this degeneration in order to prevent surface of metal electrode, the weatherability of intensifier electrode and stability; The hydrogen that same drain metal electrode layer 105 is not also introduced away from one end of drain region 1042 distributes.The hydrogen that introduce source region 1042 distributes and does not extend to channel region 1041, be in channel region 1041, not have the hydrogen of introducing to distribute, if the hydrogen of introducing enters into channel region, can cause the decay of device performance, for example can have a strong impact on cut-off current and threshold voltage, particularly can produce more serious impact to the mobility of channel region, in technique, often drive away the hydrogen of channel region so that the oxide semiconductor of channel region is purer with heat treatment; The hydrogen that introduce same drain region 1042 distributes and does not also extend to channel region 1041.Meanwhile, can guarantee source leak the hydrogen distribution that interface zone that metal electrode layer 105 contacts with source and drain areas 1042 introduces and can not enter channel region 1041 not covering source metal electrode layer 105 and drain metal electrode layer 105 near the source region 1042 of channel region and drain region 1042 parts;
On the one hand, the introducing of hydrogen can bring the resistance between superior source-drain electrode and oxide semiconductor, significantly reduces device series resistance, improves device efficiency; On the one hand, the too much introducing of hydrogen or hydrogen are incorporated into position improperly can bring negative effect to device again in order.Therefore the CONCENTRATION DISTRIBUTION of the hydrogen of introducing in metal electrode is leaked in source, and in the CONCENTRATION DISTRIBUTION of source and drain areas, the balance of device performance is played an important role, for example in metal electrode is leaked in whole source, introduce hydrogen distribution or introduce hydrogen distribution at whole source and drain areas, the counter productive that the introducing of hydrogen brings so will exceed positive effect; The interface of leaking metal electrode and source and drain areas due to the source that is created in of series resistance is significantly greater than away from this interface.Therefore, the interface maximum of metal electrode and source and drain areas is leaked in the source that is distributed in of the hydrogen concentration of introducing, and reduces gradually in the direction of the interface away from source leakage metal electrode and source and drain areas; Its positive effect of balance and counter productive, improve device performance on the whole so to greatest extent;
By describing a kind of preparation technology of thin-film transistor of the present invention so that the present invention is understood in more detail, singly it should be noted that this preparation technology is tightly attainable a kind of mode below, can not limit the present invention can realize by other similar modes.Fig. 1-3 are the sectional view of thin-film transistor, form bottom grid layer 103 in dielectric substrate 101, and the formation of this grid layer 103 for example can be used the method for CVD deposition; In bottom gate electrode 103, form gate insulating film 102, the oxide insulating film such as this gate insulating film 102 for example can silica, aluminium oxide, hafnium oxide, can be also other applicable dielectric film; On gate insulating film, 102 form oxide semiconductor film;
This oxide semiconductor film can be by selecting suitable target through magnetron sputtering technique deposition, Zn-Sn-O, In-Zn-O or In-Ga-O film, and preparation temperature is at 500-600 degree; Also can be by the Sol-Gel legal system more MgZnO film of high mobility of getting everything ready; Can also utilize ion beam depositing legal system for In2O3 film.Form afterwards the oxide semiconductor layer 104 of patterning by etching, the thickness of oxide semiconductor layer preferably in 20 nanometers between 500 nanometers, the adjusting of its thickness can by control splash-proofing sputtering process parameter realize.Oxide semiconductor layer 104 after patterning, boron doping forms source-drain area 1042, and the oxide semiconductor film region just right with gate electrode layer is channel region 1041;
Introduce hydrogen at source-drain area 1042 away from the surface of channel region 1041, but hydrogen is not introduced on the surface in source and drain areas 1042 parts near channel region 1041, with isolation hydrogen and raceway groove, this length of not introducing the part of hydrogen be preferably source and drain areas 1/2 to 1/4 between.The introducing of hydrogen can be that hydrogen ion surface is infiltrated, the now distribution of hydrogen is confined to region as thin as a wafer, source and drain areas 1042 surfaces, but can not use the high doping way of Implantation homenergic that for example contains hydrogen, this is because high-octane hydrogen easily causes larger lattice damage, and the hydrogen of upper state can not be distributed in region as thin as a wafer, source and drain areas 1042 surfaces, this by after technique in can not form introducing hydrogen concentration gradient distribute.Form afterwards patterned source and leak metal electrode layer 105, metal electrode layer 105 is leaked in this source has the surface of hydrionic source and drain areas 1042 to contact with source and drain areas in introducing.Source is leaked metal electrode layer 105 and can be obtained by the depositing operation of knowing, for example, can be the materials such as aluminium, titanium, molybdenum or neodymium, yttrium, tantalum.After forming patterned source leakage metal electrode layer 105, this thin-film transistor 100 is heat-treated to activate and be distributed in the source and drain areas surface hydrogen in region as thin as a wafer, and spread to both sides, to obtain the oxide thin film transistor of the needed hydrogen concentration gradient with introducing, heat treatment temperature is preferably 350-600 degree Celsius, more preferably 450 degrees Celsius; Finally deposit insulating bag overlay film with capping oxide semiconductor layer and source-drain area and source-drain electrode layer.

Claims (9)

1. a thin-film transistor, comprises dielectric substrate; Be positioned at the grid electrode layer in dielectric substrate; Be positioned at the gate insulator that covers described grid electrode layer in dielectric substrate; Oxide semiconductor layer is formed on gate insulator, and comprises the channel region just right with grid electrode layer and the source drain region that is positioned at channel region two ends; Metal electrode layer is leaked in source, is positioned in source drain region; It is characterized in that: leak the region introducing hydrogen concentration distribution that metal electrode layer contacts with described source drain region in described source.
2. a thin-film transistor, comprises dielectric substrate; Be positioned at the grid electrode layer in dielectric substrate; Be positioned at the gate insulator that covers described grid electrode layer in dielectric substrate; Oxide semiconductor layer is formed on gate insulator, and comprises the channel region just right with grid electrode layer and the source drain region that is positioned at channel region two ends; Metal electrode layer is leaked in source, is positioned in source drain region; It is characterized in that: in described source metal electrode layer and interface, described source region, and the hydrogen concentration that introduce the interface of described drain metal electrode and described drain region is the highest, and the hydrogen concentration of introducing in the direction away from interface diminishes gradually.
3. a thin-film transistor, comprises dielectric substrate; Be positioned at the grid electrode layer in dielectric substrate; Be positioned at the gate insulator that covers described grid electrode layer in dielectric substrate; Oxide semiconductor layer is formed on gate insulator, and comprises the channel region just right with grid electrode layer and the source drain region that is positioned at channel region two ends; Metal electrode layer is leaked in source, is positioned in source drain region; It is characterized in that: the region contacting with described source drain region at described source leakage metal electrode layer has the hydrogen concentration distribution of introducing, and leaks in described source the hydrogen concentration distribution that metal electrode layer is not introduced away from one end of described source and drain areas.
4. thin-film transistor as claimed in claim 3, does not cover described source-drain electrode metal electrode layer in the described source and drain areas part near described channel region, and in described channel region, there is no the hydrogen concentration distribution of introducing.
5. thin-film transistor as claimed in claim 2, do not cover described source-drain electrode metal electrode layer in the described source and drain areas part near described channel region, leak in described source the hydrogen concentration distribution that metal electrode layer is not introduced away from one end of described source and drain areas, and in described channel region, there is no the hydrogen concentration distribution of introducing.
6. the thin-film transistor as described in claim 4 or 5, the length of the described source and drain areas part of the described close described channel region that does not cover described source-drain electrode metal electrode layer be source-drain electrode area length of field 1/4 to 1/2 between.
7. the thin-film transistor as described in claim 1-6, described oxide semiconductor layer is the one in Zn-Sn-O, In-Zn-O, In-Ga-O, MgZnO, In2O3 layer.
8. thin-film transistor as claimed in claim 7, if described oxide semiconductor layer is MgZnO layer, this MgZnO layer of side prepares by Sol-Gel method.
9. the thin-film transistor as described in claim 1-8, is selected from the one in aluminium, titanium, molybdenum, neodymium, yttrium or tantalum if metal electrode layer is leaked in described source.
CN201410456678.0A 2014-09-10 2014-09-10 Oxide semiconductor thin film transistor Pending CN104183650A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410456678.0A CN104183650A (en) 2014-09-10 2014-09-10 Oxide semiconductor thin film transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410456678.0A CN104183650A (en) 2014-09-10 2014-09-10 Oxide semiconductor thin film transistor

Publications (1)

Publication Number Publication Date
CN104183650A true CN104183650A (en) 2014-12-03

Family

ID=51964555

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410456678.0A Pending CN104183650A (en) 2014-09-10 2014-09-10 Oxide semiconductor thin film transistor

Country Status (1)

Country Link
CN (1) CN104183650A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104201111A (en) * 2014-09-18 2014-12-10 六安市华海电子器材科技有限公司 Method for manufacturing oxide semiconductor thin-film transistors
CN108962757A (en) * 2018-07-12 2018-12-07 京东方科技集团股份有限公司 Thin film transistor (TFT) and its manufacturing method, display base plate, display device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080303020A1 (en) * 2007-05-29 2008-12-11 Hyun-Soo Shin Thin film transistor, flat panel display device having the same, and associated methods
US20120161122A1 (en) * 2010-12-28 2012-06-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN102549757A (en) * 2009-09-30 2012-07-04 佳能株式会社 Thin-film transistor
WO2013065600A1 (en) * 2011-11-02 2013-05-10 シャープ株式会社 Thin-film transistor, method for manufacturing same, and display device
CN103915490A (en) * 2012-12-31 2014-07-09 三星显示有限公司 Thin film transistor, thin film transistor array panel including the same and manufacturing method thereof
CN204243048U (en) * 2014-09-10 2015-04-01 六安市华海电子器材科技有限公司 A kind of oxide semiconductor thin-film transistor
CN105206677A (en) * 2015-07-03 2015-12-30 友达光电股份有限公司 Oxide semiconductor thin film transistor and manufacturing method thereof

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080303020A1 (en) * 2007-05-29 2008-12-11 Hyun-Soo Shin Thin film transistor, flat panel display device having the same, and associated methods
CN102549757A (en) * 2009-09-30 2012-07-04 佳能株式会社 Thin-film transistor
US20120161122A1 (en) * 2010-12-28 2012-06-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
WO2013065600A1 (en) * 2011-11-02 2013-05-10 シャープ株式会社 Thin-film transistor, method for manufacturing same, and display device
CN103915490A (en) * 2012-12-31 2014-07-09 三星显示有限公司 Thin film transistor, thin film transistor array panel including the same and manufacturing method thereof
CN204243048U (en) * 2014-09-10 2015-04-01 六安市华海电子器材科技有限公司 A kind of oxide semiconductor thin-film transistor
CN105206677A (en) * 2015-07-03 2015-12-30 友达光电股份有限公司 Oxide semiconductor thin film transistor and manufacturing method thereof

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104201111A (en) * 2014-09-18 2014-12-10 六安市华海电子器材科技有限公司 Method for manufacturing oxide semiconductor thin-film transistors
CN108962757A (en) * 2018-07-12 2018-12-07 京东方科技集团股份有限公司 Thin film transistor (TFT) and its manufacturing method, display base plate, display device
WO2020010768A1 (en) * 2018-07-12 2020-01-16 Boe Technology Group Co., Ltd. Thin film transistor, display panel, and method of fabricating thin film transistor

Similar Documents

Publication Publication Date Title
CN103632973B (en) Semiconductor device and manufacture method thereof
WO2016008226A1 (en) Thin film transistor and preparation method for same, array substrate and display device
US9082793B1 (en) IGZO devices with reduced threshhold voltage shift and methods for forming the same
CN105097841A (en) TFT substrate and manufacturing method thereof
US10141434B2 (en) Complementary tunneling field effect transistor and manufacturing method therefor
US9722049B2 (en) Methods for forming crystalline IGZO with a seed layer
CN102683423A (en) Metal oxide thin film transistor with top gate structure and manufacturing method thereof
US20150270399A1 (en) Semiconductor structure and method for manufacturing the same
US20150187956A1 (en) IGZO Devices with Increased Drive Current and Methods for Forming the Same
CN104966697A (en) TFT substrate structure and manufacturing method thereof
CN104183650A (en) Oxide semiconductor thin film transistor
CN103618004A (en) Thin film transistor and manufacturing method thereof, array substrate, and display device
CN104347707B (en) A kind of MOSFET structure and its manufacture method
CN204243048U (en) A kind of oxide semiconductor thin-film transistor
CN104752517A (en) Thin film transistor as well as preparation method and application of thin film transistor
CN103531592A (en) Tri-gate control type no-junction transistor with high mobility and low source/drain resistance
CN104733536B (en) Thin film transistor (TFT) and its manufacture method
US20190067485A1 (en) Semiconductor structure and fabrication method thereof
US9614095B2 (en) Semiconductor device
CN103123899B (en) FinFET manufacture method
CN108288606A (en) A kind of thin-film transistor array base-plate and manufacturing method and display panel
CN103811559B (en) A kind of thin film transistor (TFT) with ambipolar working characteristics
US9147762B2 (en) Semiconductor device and method for manufacturing the same
CN104201111A (en) Method for manufacturing oxide semiconductor thin-film transistors
CN204243049U (en) A kind of oxide semiconductor thin-film transistor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20141203

WD01 Invention patent application deemed withdrawn after publication