CN104123264A - Cache management method and device based on heterogeneous integrated framework - Google Patents
Cache management method and device based on heterogeneous integrated framework Download PDFInfo
- Publication number
- CN104123264A CN104123264A CN201410377463.XA CN201410377463A CN104123264A CN 104123264 A CN104123264 A CN 104123264A CN 201410377463 A CN201410377463 A CN 201410377463A CN 104123264 A CN104123264 A CN 104123264A
- Authority
- CN
- China
- Prior art keywords
- data
- cache
- cold
- scale label
- hot scale
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The invention discloses a cache management method and device based on a heterogeneous integrated framework. The method includes the steps of obtaining attributes of data needing to be cached, and storing the data of the different attributes into caches of different levels according to the attributes of the data. According to the technical scheme, cache management on the heterogeneous integrated framework is achieved, and the data processing speed is increased.
Description
Technical field
The present invention relates to multi-core dispatching technical field, espespecially a kind of buffer memory management method and device based on isomery fusion architecture.
Background technology
Multi-core CPU buffer memory is the temporary storage between CPU and internal memory, and its volume ratio internal memory is much smaller, but exchange velocity is but faster than internal memory.Because CPU arithmetic speed is more a lot of soon than memory read-write speed, can make like this CPU take a long time etc. that pending data arrives or data write memory, and utilize buffer memory can solve CPU arithmetic speed and the unmatched contradiction of memory read-write speed.
Data in buffer memory are the sub-fraction in internal memory, but these sub-fraction data are that in the short time, CPU is about to access, and in the time that CPU calls mass data, the program of just can avoiding is directly called from internal memory, thereby accelerate reading speed.As can be seen here, in CPU, adding buffer memory is a kind of solution efficiently.And whole like this internal storage (buffer memory+internal memory) has just become the high-speed of existing buffer memory, there is the jumbo storage system of internal memory again, i.e. isomery mixing framework.
The feature of isomery mixing framework is to mix internal memory form, its buffer memory comprises can expand non-volatile cache and volatibility buffer memory, if use traditional multi-level buffer management, to distinguish different buffer memorys, wherein non-volatile cache has low, the easy bad problem of speed, but have feature capacious, volatibility buffer memory has advantages of that speed is high, but capacity is smaller.
Therefore the cache management of, how realizing based on isomery fusion architecture for the feature of different buffer memorys and according to the character of data itself is a problem of needing solution badly.
Summary of the invention
In order to solve the problems of the technologies described above, the invention provides a kind of buffer memory management method and device based on isomery fusion architecture, can realize the cache management of isomery fusion architecture, promote the speed of data processing.
In order to reach foregoing invention object, the invention discloses a kind of buffer memory management method based on isomery fusion architecture, comprising:
Obtain the attribute of the data that need buffer memory;
According to the attribute of data, by the deposit data of different attribute in the buffer memory of different stage.
Further, also comprise before the method: setting in advance data name is: data name--cold and hot scale label--attribute;
Wherein, the initial value of cold and hot scale label is set to 0, whenever data are once accessed, the cold and hot scale label of these data is increased progressively to processing;
The attribute of data comprises: read-only, or readable writing.
Further, before the method, also comprise: the rank that sets in advance buffer memory is: level cache, L2 cache;
Wherein, level cache is volatile storage medium, and L2 cache is non-volatile memory medium.
Further, according to data attribute, the deposit data of different attribute, in the buffer memory of different stage, being comprised:
In the time that the attribute display of these data is read-only data, by this deposit data in level cache;
When the attribute display of these data is readable while writing data, by this deposit data in L2 cache.
Further, according to the attribute of data by after deposit data is in buffer memory, the method also comprises:
Obtain the cold and hot scale label of the data that leave in level cache or in L2 cache;
When leaving data in level cache or in L2 cache in when accessed, the cold and hot scale label of these accessed data are increased progressively to processing.
Further, according to these cold and hot scale label that are stored in the data in level cache or L2 cache, adjust the location mode that is placed on the data in buffer memory.
Further, adjusting the location mode that is placed on the data in buffer memory comprises:
When the cold and hot scale label that leave the data in level cache in that obtain are while being less than or equal to the cold and hot scale label threshold value setting in advance, by the deposit data in this level cache to L2 cache; In the time that cold and hot scale label are greater than the cold and hot scale label threshold value setting in advance, this deposit data invariant position.Or,
In the time that the cold and hot scale label that leave the data in level cache in that obtain are greater than the cold and hot scale label threshold value setting in advance, by the deposit data in this L2 cache to level cache; In the time that cold and hot scale label are less than or equal to the cold and hot scale label threshold value setting in advance, this deposit data invariant position.
Further, the cold and hot scale label that obtain the data that leave in level cache or in L2 cache comprise: according to this data name that leaves the data in level cache or L2 cache in, obtain cold and hot scale label that should data.
The invention also discloses a kind of cache management device based on isomery fusion architecture, comprising: acquisition module, administration module; Wherein,
Acquisition module, for obtaining the attribute of the data that need buffer memory;
Administration module, for according to the attribute of data, by the deposit data of different attribute in the buffer memory of different stage.
Further, this device also comprises: initial configuration module is: data name--cold and hot scale label--attribute for setting in advance data name;
Wherein, the initial value of cold and hot scale label is set to 0, whenever data are once accessed, the cold and hot scale label of these data is increased progressively to processing;
The attribute of data comprises: read-only, or readable writing.
Further, initial configuration module also for:
The rank that sets in advance buffer memory is: level cache, L2 cache;
Wherein, level cache is volatile storage medium, and L2 cache is non-volatile memory medium.
Further, administration module specifically for:
In the time that the attribute display of these data is read-only data, by this deposit data in level cache;
When the attribute display of these data is readable while writing data, by this deposit data in L2 cache.
Further, acquisition module is also for the cold and hot scale label that obtain the data that leave in level cache or L2 cache;
This device also comprises: processing module, for: when leaving data in level cache or L2 cache in when accessed, the cold and hot scale label of these accessed data are increased progressively to processing.
Further, this device also comprises: scheduler module, for according to these cold and hot scale label that are stored in the data of level cache or L2 cache, adjust the location mode that is placed on the data in buffer memory.
Further, scheduler module specifically for:
In the time that the cold and hot scale label that leave the data in level cache in that obtain are less than or equal to the cold and hot scale label threshold value setting in advance, by the deposit data in this level cache to L2 cache; In the time that cold and hot scale label are greater than the cold and hot scale label threshold value setting in advance, this deposit data invariant position.Or,
When the cold and hot scale label that leave the data in L2 cache in that obtain are while being greater than the cold and hot scale label threshold value setting in advance, by the deposit data in this L2 cache to level cache; In the time that cold and hot scale label are less than or equal to the cold and hot scale label threshold value setting in advance, this deposit data invariant position.
Further, the cold and hot scale label that obtain the data that leave in level cache or in L2 cache specifically comprise: according to this data name that leaves the data in level cache or L2 cache in, obtain cold and hot scale label that should data.
Technical solution of the present invention comprises: the attribute that obtains the data that need buffer memory; According to the attribute of data, by the deposit data of different attribute in the buffer memory of different stage.By technical scheme of the present invention, realize the cache management of isomery fusion architecture, promote the speed of data processing.
Brief description of the drawings
Accompanying drawing described herein is used to provide a further understanding of the present invention, forms the application's a part, and schematic description and description of the present invention is used for explaining the present invention, does not form inappropriate limitation of the present invention.In the accompanying drawings:
Fig. 1 is the process flow diagram that the present invention is based on the buffer memory management method of isomery fusion architecture;
Fig. 2 is the structural representation that the present invention is based on the cache management device of isomery fusion architecture;
Embodiment
Central idea of the present invention is: according to the attribute of data and cold and hot scale label (number of times being used) by deposit data to the buffer memory of appropriate level, process for CPU.
Below in conjunction with drawings and the specific embodiments, the present invention will be described in detail.
Fig. 1 is the process flow diagram that the present invention is based on the buffer memory management method of isomery fusion architecture, as shown in Figure 1, comprises the following steps:
Step 101, obtains the attribute of the data that need buffer memory.
Each data have corresponding with it data name, and data name is made up of data name, cold and hot scale label and attribute.Wherein, cold and hot scale label are for representing the number of times that data are used or access; Attribute is used for representing that whether data are readable writes.
Before this step, said method also comprises:
Setting in advance data name is: data name--cold and hot scale label--attribute, wherein,
The initial value of cold and hot scale label can be set to 0, whenever data are once accessed, the cold and hot scale label of these data is increased progressively to processing.Here increasing progressively processing, can be that the cold and hot scale label of data are added to 1 etc.
The attribute of data comprises: read-only, or readable writing.
The rank that sets in advance buffer memory is: level cache, L2 cache.Wherein level cache is volatile storage medium, and L2 cache is non-volatile memory medium.
Step 102, according to the attribute of data, by the deposit data of different attribute in the buffer memory of different stage.This step specifically comprises the following steps:
In the time that the attribute display of these data is read-only data, by this deposit data in level cache;
When the attribute display of these data is readable while writing data, by this deposit data in L2 cache.
Further, according to the attribute of data by after deposit data is in buffer memory, described method also comprises:
Obtain the cold and hot scale label of the data that leave in level cache or in L2 cache;
When leaving data in level cache or in L2 cache in when accessed, the cold and hot scale label of these accessed data are increased progressively to processing.Here increase progressively processing and can be the cold and hot scale label of data are added to 1 etc.
More preferably, described method also comprises: according to the cold and hot scale label that are stored in the data in level cache or L2 cache, adjust the location mode that is placed on the data in buffer memory.Specifically comprise:
When the cold and hot scale label that leave the data in level cache in that obtain are while being less than or equal to the cold and hot scale label threshold value setting in advance, by the deposit data in level cache to L2 cache; In the time that cold and hot scale label are greater than the cold and hot scale label threshold value setting in advance, this deposit data invariant position.Or,
When the cold and hot scale label that leave the data in level cache in that obtain are while being greater than the cold and hot scale label threshold value setting in advance, by the deposit data in different buffer memory to level cache; In the time that cold and hot scale label are less than or equal to the cold and hot scale label threshold value setting in advance, this deposit data invariant position.
Wherein, the cold and hot scale label that obtain the data that leave in level cache or in L2 cache specifically comprise: according to this data name that leaves the data in level cache or L2 cache in, obtain cold and hot scale label that should data.
Fig. 2 is the structural representation that the present invention is based on the cache management device of isomery fusion architecture, as shown in Figure 2, comprising: acquisition module, administration module.Wherein,
Acquisition module, for obtaining the attribute of the data that need buffer memory.
Each data have corresponding with it data name, and data name is made up of data name, cold and hot scale label and attribute.Wherein, cold and hot scale label are for representing the number of times that data are used or access; Attribute is used for representing that whether data are readable writes.
Administration module, for according to the attribute of data, by the deposit data of different attribute in the buffer memory of different stage.
Said apparatus also comprises: initial configuration module, being used for setting in advance data name is: data name--cold and hot scale label--attribute, the initial value of cold and hot scale label can be set to 0, whenever data are once accessed, the cold and hot scale label of described data is increased progressively to processing.Here increasing progressively processing, can be that the cold and hot scale label of data are added to 1 etc.Wherein, the attribute of data comprises: read-only, or readable writing.
Initial configuration module, for the rank that sets in advance buffer memory is also: level cache, L2 cache.Wherein, level cache is volatile storage medium, and L2 cache is non-volatile memory medium.
Administration module specifically for:
In the time that the attribute display of data is read-only data, by this deposit data in level cache;
When the attribute display of data is readable while writing data, by this deposit data in L2 cache.
Further, acquisition module is also for the cold and hot scale label that obtain the data that leave in level cache or L2 cache.
Wherein, the cold and hot scale label that obtain the data that leave in level cache or in L2 cache specifically comprise: according to the described data name that leaves the data in level cache or L2 cache in, obtain the cold and hot scale label of corresponding described data.
Said apparatus also comprises processing module, for: when leaving data in level cache or L2 cache in when accessed, the cold and hot scale label of these accessed data are increased progressively to processing.Here increase progressively processing and can be the cold and hot scale label of data are added to 1 etc.
Further, said apparatus also comprises scheduler module, for according to these cold and hot scale label that are stored in the data of level cache or L2 cache, adjusts the location mode that is placed on the data in buffer memory.
Further, scheduler module specifically for:
When the cold and hot scale label that leave the data in level cache in that obtain are while being less than or equal to the cold and hot scale label threshold value setting in advance, by the deposit data in level cache to L2 cache; In the time that cold and hot scale label are greater than the cold and hot scale label threshold value setting in advance, this deposit data invariant position.Or,
When the cold and hot scale label that leave the data in L2 cache in that obtain are while being greater than the cold and hot scale label threshold value setting in advance, by the deposit data in L2 cache to level cache; In the time that cold and hot scale label are less than or equal to the cold and hot scale label threshold value setting in advance, this deposit data invariant position.
One of ordinary skill in the art will appreciate that all or part of step in said method can carry out instruction related hardware by program and complete, this program can be stored in computer-readable recording medium, as ROM (read-only memory), disk or CD etc.Alternatively, all or part of step of above-described embodiment also can realize with one or more integrated circuit.Correspondingly, the each module/unit in above-described embodiment can adopt the form of hardware to realize, and also can adopt the form of software function module to realize.The application is not restricted to the combination of the hardware and software of any particular form.
More than being somebody's turn to do, is only preferred embodiments of the present invention, is not intended to limit protection scope of the present invention.Within the spirit and principles in the present invention all, any amendment of making, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (18)
1. the buffer memory management method based on isomery fusion architecture, is characterized in that, comprising:
Obtain the attribute of the data that need buffer memory;
According to the attribute of data, by the deposit data of different attribute in the buffer memory of different stage.
2. buffer memory management method according to claim 1, is characterized in that, also comprises before the method: setting in advance data name is: data name--cold and hot scale label--attribute;
Wherein, the initial value of cold and hot scale label is set to 0, whenever data are once accessed, the cold and hot scale label of described data is increased progressively to processing;
The attribute of data comprises: read-only, or readable writing.
3. buffer memory management method according to claim 1, is characterized in that, also comprises: the rank that sets in advance buffer memory is: level cache, L2 cache before the method;
Wherein, level cache is volatile storage medium, and L2 cache is non-volatile memory medium.
4. buffer memory management method according to claim 3, is characterized in that, described according to data attribute, and the deposit data of different attribute, in the buffer memory of different stage, being comprised:
In the time that the attribute display of described data is read-only data, by described deposit data in level cache;
When the attribute display of described data is readable while writing data, by described deposit data in L2 cache.
5. according to the buffer memory management method described in claim 1 or 4, it is characterized in that, according to the attribute of data by after deposit data is in buffer memory, described method also comprises:
Obtain the cold and hot scale label of the data that leave in level cache or in L2 cache;
When leaving data in level cache or in L2 cache in when accessed, the cold and hot scale label of these accessed data are increased progressively to processing.
6. buffer memory management method according to claim 5, is characterized in that, the method also comprises: according to the described cold and hot scale label that are stored in the data in level cache or L2 cache, adjust the location mode that is placed on the data in buffer memory.
7. buffer memory management method according to claim 6, is characterized in that, the location mode that described adjustment is placed on the data in buffer memory comprises:
When the cold and hot scale label that leave the data in level cache in that obtain are while being less than or equal to the cold and hot scale label threshold value setting in advance, by the deposit data in described level cache to L2 cache; In the time that cold and hot scale label are greater than the cold and hot scale label threshold value setting in advance, described deposit data invariant position.
8. buffer memory management method according to claim 6, is characterized in that, the location mode that described adjustment is placed on the data in buffer memory comprises:
In the time that the cold and hot scale label that leave the data in level cache in that obtain are greater than the cold and hot scale label threshold value setting in advance, by the deposit data in described L2 cache to level cache; In the time that cold and hot scale label are less than or equal to the cold and hot scale label threshold value setting in advance, described deposit data invariant position.
9. buffer memory management method according to claim 5, it is characterized in that, the cold and hot scale label that obtain the data that leave in level cache or in L2 cache comprise: according to the described data name that leaves the data in level cache or L2 cache in, obtain the cold and hot scale label of corresponding described data.
10. the cache management device based on isomery fusion architecture, is characterized in that, comprising: acquisition module, administration module; Wherein,
Acquisition module, for obtaining the attribute of the data that need buffer memory;
Administration module, for according to the attribute of data, by the deposit data of different attribute in the buffer memory of different stage.
11. cache management devices according to claim 10, is characterized in that, described device also comprises: initial configuration module is: data name--cold and hot scale label--attribute for setting in advance data name;
Wherein, the initial value of cold and hot scale label is set to 0, whenever data are once accessed, the cold and hot scale label of described data is increased progressively to processing;
The attribute of data comprises: read-only, or readable writing.
12. cache management devices according to claim 10, is characterized in that, described initial configuration module also for:
The rank that sets in advance buffer memory is: level cache, L2 cache;
Wherein, level cache is volatile storage medium, and L2 cache is non-volatile memory medium.
13. cache management devices according to claim 12, is characterized in that, described administration module specifically for:
In the time that the attribute display of described data is read-only data, by described deposit data in level cache;
When the attribute display of described data is readable while writing data, by described deposit data in L2 cache.
14. according to the cache management device described in claim 10 or 13, it is characterized in that, acquisition module is also for the cold and hot scale label that obtain the data that leave in level cache or L2 cache;
Described device also comprises: processing module, for: when leaving data in level cache or L2 cache in when accessed, the cold and hot scale label of these accessed data are increased progressively to processing.
15. cache management devices according to claim 14, it is characterized in that, described device also comprises: scheduler module, for being stored in the cold and hot scale label of data of level cache or L2 cache described in basis, adjust the location mode that is placed on the data in buffer memory.
16. cache management devices according to claim 15, is characterized in that, described scheduler module specifically for:
In the time that the cold and hot scale label that leave the data in level cache in that obtain are less than or equal to the cold and hot scale label threshold value setting in advance, by the deposit data in described level cache to L2 cache; In the time that cold and hot scale label are greater than the cold and hot scale label threshold value setting in advance, described deposit data invariant position.
17. cache management devices according to claim 15, is characterized in that, described scheduler module specifically for:
When the cold and hot scale label that leave the data in L2 cache in that obtain are while being greater than the cold and hot scale label threshold value setting in advance, by the deposit data in described L2 cache to level cache; In the time that cold and hot scale label are less than or equal to the cold and hot scale label threshold value setting in advance, described deposit data invariant position.
18. cache management devices according to claim 14, it is characterized in that, the cold and hot scale label that obtain the data that leave in level cache or in L2 cache specifically comprise: according to the described data name that leaves the data in level cache or L2 cache in, obtain the cold and hot scale label of corresponding described data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410377463.XA CN104123264A (en) | 2014-08-01 | 2014-08-01 | Cache management method and device based on heterogeneous integrated framework |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410377463.XA CN104123264A (en) | 2014-08-01 | 2014-08-01 | Cache management method and device based on heterogeneous integrated framework |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104123264A true CN104123264A (en) | 2014-10-29 |
Family
ID=51768678
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410377463.XA Pending CN104123264A (en) | 2014-08-01 | 2014-08-01 | Cache management method and device based on heterogeneous integrated framework |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104123264A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107979636A (en) * | 2017-11-10 | 2018-05-01 | 上海华讯网络***有限公司 | Cold and hot data divide media storage Platform Designing system and method |
| CN112148486A (en) * | 2020-09-17 | 2020-12-29 | 重庆大学 | Memory page management method, device and equipment and readable storage medium |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070067578A1 (en) * | 2005-09-16 | 2007-03-22 | Hewlett-Packard Development Company, L.P. | Controlling processor access to cache memory |
| CN102473140A (en) * | 2009-07-17 | 2012-05-23 | 株式会社东芝 | Memory management device |
| CN102591593A (en) * | 2011-12-28 | 2012-07-18 | 华为技术有限公司 | Method for switching hybrid storage modes, device and system |
| CN102713827A (en) * | 2010-01-07 | 2012-10-03 | 国际商业机器公司 | Extent migration for tiered storage architecture |
| CN102880557A (en) * | 2012-09-13 | 2013-01-16 | 浙江金大科技有限公司 | Multistage distribution type high-speed cache of heterogeneous data source |
| CN103488581A (en) * | 2013-09-04 | 2014-01-01 | 用友软件股份有限公司 | Data caching system and data caching method |
| CN103605728A (en) * | 2013-11-18 | 2014-02-26 | 浪潮(北京)电子信息产业有限公司 | Method and system for hierarchically storing data |
| CN103744623A (en) * | 2014-01-10 | 2014-04-23 | 浪潮电子信息产业股份有限公司 | Method for realizing intelligent degradation of data cached in SSD (Solid State Disk) of storage system |
| CN103838853A (en) * | 2014-03-17 | 2014-06-04 | 华中科技大学 | Mixed file system based on different storage media |
-
2014
- 2014-08-01 CN CN201410377463.XA patent/CN104123264A/en active Pending
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070067578A1 (en) * | 2005-09-16 | 2007-03-22 | Hewlett-Packard Development Company, L.P. | Controlling processor access to cache memory |
| CN102473140A (en) * | 2009-07-17 | 2012-05-23 | 株式会社东芝 | Memory management device |
| CN102713827A (en) * | 2010-01-07 | 2012-10-03 | 国际商业机器公司 | Extent migration for tiered storage architecture |
| CN102591593A (en) * | 2011-12-28 | 2012-07-18 | 华为技术有限公司 | Method for switching hybrid storage modes, device and system |
| CN102880557A (en) * | 2012-09-13 | 2013-01-16 | 浙江金大科技有限公司 | Multistage distribution type high-speed cache of heterogeneous data source |
| CN103488581A (en) * | 2013-09-04 | 2014-01-01 | 用友软件股份有限公司 | Data caching system and data caching method |
| CN103605728A (en) * | 2013-11-18 | 2014-02-26 | 浪潮(北京)电子信息产业有限公司 | Method and system for hierarchically storing data |
| CN103744623A (en) * | 2014-01-10 | 2014-04-23 | 浪潮电子信息产业股份有限公司 | Method for realizing intelligent degradation of data cached in SSD (Solid State Disk) of storage system |
| CN103838853A (en) * | 2014-03-17 | 2014-06-04 | 华中科技大学 | Mixed file system based on different storage media |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107979636A (en) * | 2017-11-10 | 2018-05-01 | 上海华讯网络***有限公司 | Cold and hot data divide media storage Platform Designing system and method |
| CN107979636B (en) * | 2017-11-10 | 2020-10-16 | 上海华讯网络***有限公司 | Cold and hot data split-medium storage platform design system and method |
| CN112148486A (en) * | 2020-09-17 | 2020-12-29 | 重庆大学 | Memory page management method, device and equipment and readable storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11042297B2 (en) | Techniques to configure a solid state drive to operate in a storage mode or a memory mode | |
| US10282132B2 (en) | Methods and systems for processing PRP/SGL entries | |
| TWI718169B (en) | Techniques for entry to a lower power state for a memory device | |
| US9703494B1 (en) | Method and apparatus for protecting lower page data during programming in NAND flash | |
| CN105378642A (en) | System and method for high performance and low cost flash translation layer | |
| US10678702B2 (en) | Using multiple memory elements in an input-output memory management unit for performing virtual address to physical address translations | |
| US20150205646A1 (en) | Context aware synchronization | |
| CN106484628A (en) | Mixing memory module based on affairs | |
| US9870640B2 (en) | Techniques and architecture for improved vertex processing | |
| US20140019670A1 (en) | Data writing method, memory controller, and memory storage device | |
| CN105808455B (en) | Memory access method, storage-class memory and computer system | |
| US9606928B2 (en) | Memory system | |
| TWI512609B (en) | Methods for scheduling read commands and apparatuses using the same | |
| US9619859B2 (en) | Techniques for efficient GPU triangle list adjacency detection and handling | |
| CN103077121A (en) | Method and device for managing data in flash memory equipment | |
| CN110910921A (en) | Command read-write method and device and computer storage medium | |
| WO2019100463A1 (en) | Flash memory performance enhancement method, apparatus, and device, and storage medium | |
| US20170255565A1 (en) | Method and apparatus for providing a contiguously addressable memory region by remapping an address space | |
| CN108762670B (en) | Management method, system and device for data blocks in SSD (solid State disk) firmware | |
| CN108351836A (en) | With the multi-stage non-volatile caching selectively stored | |
| US9904622B2 (en) | Control method for non-volatile memory and associated computer system | |
| CN104991736A (en) | Method and device for typing in data and storage equipment | |
| CN104123264A (en) | Cache management method and device based on heterogeneous integrated framework | |
| US20180018104A1 (en) | Dynamic write latency for memory controller using data pattern extraction | |
| US10067715B2 (en) | Buffer-based update of state data |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20141029 |