CN103997069B - UPS parallel system and counter synchronization signal method of reseptance thereof - Google Patents
UPS parallel system and counter synchronization signal method of reseptance thereof Download PDFInfo
- Publication number
- CN103997069B CN103997069B CN201310052245.4A CN201310052245A CN103997069B CN 103997069 B CN103997069 B CN 103997069B CN 201310052245 A CN201310052245 A CN 201310052245A CN 103997069 B CN103997069 B CN 103997069B
- Authority
- CN
- China
- Prior art keywords
- ups
- port
- self
- synchronization signal
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Supply And Distribution Of Alternating Current (AREA)
Abstract
The invention discloses a kind of UPS parallel system and counter synchronization signal method of reseptance thereof, comprising: multiple UPS in parallel; First receiving port of each UPS is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively; First of each UPS judges that port is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively; Second receiving port of each UPS is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; Second of each UPS judges that port is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively.Adopt UPS parallel system provided by the invention and counter synchronization signal method of reseptance thereof, the high frequency circulating currents between UPS in parallel can be reduced.
Description
Technical field
The present invention relates to control technology field, particularly relate to a kind of UPS parallel system and counter synchronization signal method of reseptance thereof.
Background technology
UPS(UninterruptiblePowerSupply; uninterrupted power supply) refer to when exception or power-off occur alternating current input power supplying (custom is called civil power), can also continue to power to the load, and can power supply quality be ensured; make the impregnable device of load supplying, the reliability of powering can be ensured.Require, in higher occasion, the mode of multiple UPS parallel connection usually can be adopted to improve power supply reliability further to power supply reliability at some.
In a UPS, mainly comprise control unit, rectification unit and inversion unit etc., wherein, control the conducting of controllable devices in inversion unit by the count value of the copped wave counter of control unit or turn off the moment.But, in actual applications, ensure that the power-on time of multiple UPS in parallel is identical due to very difficult, therefore the count value being also difficult to copped wave counter in the control unit of the multiple UPS ensureing parallel connection is identical, namely in inversion unit, the conducting or turn off of controllable devices is difficult to realize synchronous, make the out-put supply of multiple UPS in parallel inconsistent, cause producing high frequency circulating currents between UPS, what affect UPS parallel system supplies electrical stability.
Summary of the invention
The embodiment of the present invention provides a kind of UPS parallel system and counter synchronization signal method of reseptance thereof, in order to reduce the high frequency circulating currents between UPS in parallel.
The embodiment of the present invention provides a kind of UPS parallel system, comprising:
Multiple UPS in parallel;
One of described multiple UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously;
First receiving port of each UPS in described multiple UPS is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively; Each UPS receives described counter synchronization signal by the first receiving port of self, is used to indicate UPS and the count value of copped wave counter is updated to preset value;
First of each UPS in described multiple UPS judges that port is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively;
Second receiving port of each UPS in described multiple UPS is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; When UPS to be judged by self first port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, be used to indicate UPS and the count value of copped wave counter is updated to preset value, and startup judges port accepts counter synchronization signal by self second and carries out judgement process, and suspend the first receiving port receive counter synchronizing signal by self;
Second of each UPS in described multiple UPS judges that port is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; When UPS to be judged by self second port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.
The embodiment of the present invention provides a kind of counter synchronization signal method of reseptance of above-mentioned uninterrupted power supply UPS parallel system, comprising:
One of described multiple UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously;
Each UPS receives described counter synchronization signal by the first receiving port of self, is used to indicate UPS and the count value of copped wave counter is updated to preset value;
When UPS to be judged by self first port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, be used to indicate UPS and the count value of copped wave counter is updated to preset value, and startup judges port accepts counter synchronization signal by self second and carries out judgement process, and suspend the first receiving port receive counter synchronizing signal by self.
The embodiment of the present invention also provides a kind of UPS parallel system, comprising:
Multiple UPS in parallel;
One of described multiple UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously;
First receiving port of each UPS in described multiple UPS is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively; Each UPS receives described counter synchronization signal by the first receiving port of self; When UPS by self the first receiving port upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS; When UPS by self the first receiving port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, and suspends the first receiving port receive counter synchronizing signal by self;
Second receiving port of each UPS in described multiple UPS is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; When UPS by self the second receiving port upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS; When UPS by self the second receiving port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.
The embodiment of the present invention also provides a kind of counter synchronization signal method of reseptance of above-mentioned uninterrupted power supply UPS parallel system, comprising:
One of described multiple UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously;
Each UPS receives described counter synchronization signal by the first receiving port of self;
When UPS by self the first receiving port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, and suspends the first receiving port receive counter synchronizing signal by self.
The UPS parallel system that the embodiment of the present invention provides, one of multiple UPS in parallel can as main equipment transmitting counter synchronizing signal, each UPS all receives this counter synchronization signal, the count value of respective copped wave counter is updated to preset value simultaneously, thus the state synchronized of controllable devices in the inversion unit of multiple UPS in parallel can be realized, and then improve the consistency of out-put supply of multiple UPS in parallel, reduce the high frequency circulating currents between UPS, and, the Operation system setting counter synchronization signal path of redundancy, each road counter synchronization signal path is by a transmit port of each UPS, a receiving port and one judge the railway superstructures between port and each port, when a UPS to be judged by self first port upper once receive normal counter synchronization signal after Preset Time in, when again not receiving normal counter synchronization signal, switch the port of this UPS receive counter synchronizing signal, by another road counter synchronization signal path receive counter synchronizing signal, therefore, it is possible to improve further for electrical stability.
Accompanying drawing explanation
Accompanying drawing is used to provide a further understanding of the present invention, and forms a part for specification, is used from explanation the present invention, is not construed as limiting the invention with the embodiment of the present invention one.In the accompanying drawings:
One of structure chart of the UPS parallel system that Fig. 1 provides for the embodiment of the present invention;
One of flow chart of the counter synchronization signal method of reseptance of the UPS parallel system that Fig. 2 provides for the embodiment of the present invention;
The structure chart of the UPS parallel system that Fig. 3 provides for the embodiment of the present invention 1;
The structure chart of the UPS parallel system that Fig. 4 provides for the embodiment of the present invention 2;
The structure chart two of the UPS parallel system that Fig. 5 provides for the embodiment of the present invention;
The flow chart two of the counter synchronization signal method of reseptance of the UPS parallel system that Fig. 6 provides for the embodiment of the present invention;
The structure chart of the UPS parallel system that Fig. 7 provides for the embodiment of the present invention 3.
Embodiment
In order to provide the implementation that can reduce high frequency circulating currents between UPS in parallel, embodiments provide a kind of UPS parallel system and counter synchronization signal method of reseptance thereof, below in conjunction with Figure of description, the preferred embodiments of the present invention are described, be to be understood that, preferred embodiment described herein, only for instruction and explanation of the present invention, is not intended to limit the present invention.And when not conflicting, the embodiment in the application and the feature in embodiment can combine mutually.
Embodiments provide a kind of UPS parallel system, as shown in Figure 1, comprise multiple UPS(UPS1, UPS2......UPSn in parallel), Vi is ups power input, and Vo is ups power output, wherein:
The first receiving port R11 of each UPS in the plurality of UPS is connected with the first transmit port T11 of self, and is connected with the first transmit port T11 of other each UPS respectively; First of each UPS in the plurality of UPS judges that port J11 is connected with the first transmit port T11 of self, and is connected with the first transmit port T11 of other each UPS respectively; The second receiving port R12 of each UPS in the plurality of UPS is connected with the second transmit port T12 of self, and is connected with the second transmit port T12 of other each UPS respectively; Second of each UPS in the plurality of UPS judges that port J12 is connected with the second transmit port T12 of self, and is connected with the second transmit port T12 of other each UPS respectively.
Further, this first receiving port R11 and this second receiving port R12 can be enhancement mode pulse width modulation synchronization Puled input EPWMSYNCI port.
Further, this first transmit port T11 and this second transmit port T12 can be enhancement mode pulse width modulation EPWM port; This first judge port J11 and this second judge that port J12 can as universal input output GPIO port.
Further, this first transmit port T11 and this second transmit port T12 also can export GPIO port for universal input; This first judge port J11 and this second judge that port J12 also can as enhancement mode seizure ECAP port.
The embodiment of the present invention additionally provides the counter synchronization signal method of reseptance of the UPS parallel system shown in a kind of Fig. 1, as shown in Figure 2, comprising:
One of step 201, the plurality of UPS are by self the first transmit port T11 and the second transmit port T12 transmitting counter synchronizing signal simultaneously;
Step 202, each UPS receive this counter synchronization signal by the first receiving port R11 of self, be used to indicate UPS and the count value of copped wave counter is updated to preset value;
Step 203, when UPS to be judged by self first port J11 upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port R12 receive counter synchronizing signal by self, be used to indicate UPS and the count value of copped wave counter is updated to preset value, and startup judges port J12 receive counter synchronizing signal by self second and carries out judgement process, and suspend the first receiving port R11 receive counter synchronizing signal by self.
Further, when UPS to be judged by self second port J12 upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.
In parallel for two UPS below, with specific embodiment, above-mentioned UPS parallel system provided by the invention and counter synchronization signal method of reseptance thereof are described in detail.
Embodiment 1:
Figure 3 shows that the structure chart of the UPS parallel system that the embodiment of the present invention 1 provides, specifically comprise UPS1 and UPS2, each UPS comprises two transmit ports respectively, two receiving ports and two judge port, Vi is ups power input, Vo is ups power output, wherein:
The first receiving port R311 of UPS1 is connected with the first transmit port T311 of self, and is connected with the first transmit port T321 of UPS2; First of UPS1 judges that port J311 is connected with the first transmit port T311 of self, and is connected with the first transmit port T321 of UPS2; The second receiving port R312 of UPS1 is connected with the second transmit port T312 of self, and is connected with the second transmit port T322 of UPS2; Second of UPS1 judges that port J312 is connected with the second transmit port T312 of self, and is connected with the second transmit port T322 of UPS2.Accordingly, the first receiving port R321 of UPS2 is connected with the first transmit port T321 of self, and is connected with the first transmit port T311 of UPS1; First of UPS2 judges that port J321 is connected with the first transmit port T321 of self, and is connected with the first transmit port T311 of UPS1; The second receiving port R322 of UPS2 is connected with the second transmit port T322 of self, and is connected with the second transmit port T312 of UPS1; Second of UPS2 judges that port J322 is connected with the second transmit port T322 of self, and is connected with the second transmit port T312 of UPS1.
In order to further illustrate the UPS parallel system that the embodiment of the present invention 1 provides, below its operation principle is described in detail.
Any one in UPS1 and UPS2 all can be used as main equipment transmitting counter synchronizing signal, in the present embodiment, by UPS1 as main equipment periodically transmitting counter synchronizing signal.In system electrification running, UPS1 is by self the first transmit port T311 and the second transmit port T312 transmitting counter synchronizing signal simultaneously.
UPS1 is by the first receiving port R311 receive counter synchronizing signal of self, and the count value of the copped wave counter of self, by the first receiving port R321 receive counter synchronizing signal of self, is updated to preset value by UPS2 simultaneously.
Simultaneously, UPS1 judges port J311 also receive counter synchronizing signal by self first, UPS1 judge by self first judge port J311 upper once receive correct counter synchronization signal after Preset Time in, whether again receive correct counter synchronization signal; UPS2 judges port J321 also receive counter synchronizing signal by self first, UPS2 judge by self first judge port J321 upper once receive correct counter synchronization signal after Preset Time in, whether again receive correct counter synchronization signal.
Wherein, judge that the whether correct concrete mode of the counter synchronization signal that receives can as judging whether counter synchronization signal exists the upset of signal in predetermined period.
When UPS1 to be judged by self first port J311 upper once receive correct counter synchronization signal after Preset Time in have received one in predetermined period, there is the counter synchronization signal of the upset of signal time, determine UPS1 by self first judge port J311 upper once receive correct counter synchronization signal after Preset Time in, again receive correct counter synchronization signal; When UPS1 to be judged by self first port J311 upper once receive correct counter synchronization signal after Preset Time in have received the counter synchronization signal that does not exist the upset of signal in predetermined period, or when not receiving counter synchronization signal, determine UPS1 by self first judge port J311 upper once receive correct counter synchronization signal after Preset Time in, again do not receive correct counter synchronization signal.
Equally, UPS2 also adopt aforesaid way judge by self first judge port J321 upper once receive correct counter synchronization signal after Preset Time in whether again receive correct counter synchronization signal.
When a UPS determine to be judged by self first port upper once receive correct counter synchronization signal after Preset Time in again receive correct counter synchronization signal time, this UPS continues through self the first receiving port receive counter synchronizing signal, and continue judge by self first judge port upper once receive correct counter synchronization signal after Preset Time in, whether again receive correct counter synchronization signal, when a UPS determine to be judged by self first port upper once receive correct counter synchronization signal after Preset Time in again do not receive correct counter synchronization signal time, this UPS suspends the first receiving port receive counter synchronizing signal by self, start the second receiving port receive counter synchronizing signal by self, and startup judges port accepts counter synchronization signal by self second, judge by self second judge port upper once receive correct counter synchronization signal after Preset Time in, whether again receive correct counter synchronization signal.
Such as, when UPS2 determine to be judged by self first port J321 upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, UPS2 just suspends the first receiving port R321 receive counter synchronizing signal by self, start the second receiving port R322 receive counter synchronizing signal by self, and startup judges port J322 receive counter synchronizing signal by self second, judge by self second judge port J322 upper once receive correct counter synchronization signal after Preset Time in, whether again receive correct counter synchronization signal.
When UPS2 to be judged by self second port J322 upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, can give the alarm, prompting user exists for risk.
Visible, the UPS parallel system adopting the embodiment of the present invention to provide and counter synchronization signal method of reseptance thereof, the equal receive counter synchronizing signal of each UPS, the count value of respective copped wave counter is updated to preset value simultaneously, thus the state synchronized of controllable devices in the inversion unit of multiple UPS in parallel can be realized, and then improve the consistency of out-put supply of multiple UPS in parallel, reduce the high frequency circulating currents between UPS, and, the Operation system setting counter synchronization signal path of redundancy, can improve for electrical stability.
In order to improve the confession electrical stability of the UPS parallel system that the embodiment of the present invention 1 provides further, the UPS parallel system shown in following embodiment 2 can also be adopted.
Embodiment 2:
Figure 4 shows that the structure chart of the UPS parallel system that the embodiment of the present invention 2 provides, specifically comprise UPS1 and UPS2, each UPS comprises n transmit port respectively, a n receiving port and n judge port, n is greater than 2, Vi is ups power input, and Vo is ups power output, wherein:
The first receiving port R411 of UPS1 is connected with the first transmit port T411 of self, and is connected with the first transmit port T421 of UPS2; First of UPS1 judges that port J411 is connected with the first transmit port T411 of self, and is connected with the first transmit port T421 of UPS2; The second receiving port R412 of UPS1 is connected with the second transmit port T412 of self, and is connected with the second transmit port T422 of UPS2; Second of UPS1 judges that port J412 is connected with the second transmit port T412 of self, and is connected with the second transmit port T422 of UPS2 ... n-th receiving port of UPS1 is connected with the n-th transmit port of self, and is connected with n-th transmit port of UPS2; N-th of UPS1 judges that port is connected with the n-th transmit port of self, and is connected with n-th transmit port of UPS2.Accordingly, the first receiving port R421 of UPS2 is connected with the first transmit port T421 of self, and is connected with the first transmit port T411 of UPS1; First of UPS2 judges that port J421 is connected with the first transmit port T421 of self, and is connected with the first transmit port T411 of UPS1; The second receiving port R422 of UPS2 is connected with the second transmit port T422 of self, and is connected with the second transmit port T412 of UPS1; Second of UPS2 judges that port J422 is connected with the second transmit port T422 of self, and is connected with the second transmit port T412 of UPS1 ... n-th receiving port of UPS2 is connected with the n-th transmit port of self, and is connected with n-th transmit port of UPS1; N-th of UPS2 judges that port is connected with the n-th transmit port of self, and is connected with n-th transmit port of UPS1.
The operation principle of the UPS parallel system that the operation principle of the UPS parallel system that the present embodiment 2 provides and above-described embodiment 1 provide is similar, the basis of the UPS parallel system provided at above-described embodiment 1 is provided the quantity of counter synchronization signal path, when a UPS to be judged by self second port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, the second receiving port receive counter synchronizing signal by self can be suspended, start the 3rd receiving port receive counter synchronizing signal by self, and startup judges port accepts counter synchronization signal by self the 3rd and carries out judgement process.Therefore, it is possible to improve further for electrical stability.
The embodiment of the present invention additionally provides a kind of UPS parallel system, as shown in Figure 5, comprises multiple UPS(UPS1, UPS2 in parallel ... UPSn), Vi is ups power input, and Vo is ups power output, wherein:
The first receiving port R51 of each UPS in the plurality of UPS is connected with the first transmit port T51 of self, and is connected with the first transmit port T51 of other each UPS respectively;
The second receiving port R52 of each UPS in the plurality of UPS is connected with the second transmit port T52 of self, and is connected with the second transmit port T52 of other each UPS respectively.
The embodiment of the present invention additionally provides the counter synchronization signal method of reseptance of the UPS parallel system shown in a kind of Fig. 5, as shown in Figure 6, comprising:
One of step 601, the plurality of UPS are by self the first transmit port T51 and the second transmit port T52 transmitting counter synchronizing signal simultaneously;
Step 602, each UPS receive this counter synchronization signal by the first receiving port R51 of self;
Step 603, when UPS by self the first receiving port R51 upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port R52 receive counter synchronizing signal by self, and suspends the first receiving port R51 receive counter synchronizing signal by self.
Further, when UPS by self the first receiving port R51 upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS;
Further, when UPS by self the second receiving port R52 upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS; When UPS by self the second receiving port R52 upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.
In parallel for two UPS below, with specific embodiment, above-mentioned UPS parallel system provided by the invention and counter synchronization signal method of reseptance thereof are described in detail.
Embodiment 3:
Figure 7 shows that the structure chart of the UPS parallel system that the embodiment of the present invention 3 provides, specifically comprise UPS1 and UPS2, each UPS comprises two transmit ports and two receiving ports respectively, and Vi is ups power input, and Vo is ups power output, wherein:
The first receiving port R711 of UPS1 is connected with the first transmit port T711 of self, and is connected with the first transmit port T721 of UPS2; The second receiving port R712 of UPS1 is connected with the second transmit port T712 of self, and is connected with the second transmit port T722 of UPS2.Accordingly, the first receiving port R721 of UPS2 is connected with the first transmit port T721 of self, and is connected with the first transmit port T711 of UPS1; The second receiving port R722 of UPS2 is connected with the second transmit port T722 of self, and is connected with the second transmit port T712 of UPS1.
In order to further illustrate the UPS parallel system that the embodiment of the present invention 3 provides, below its operation principle is described in detail.
Any one in UPS1 and UPS2 all can be used as main equipment transmitting counter synchronizing signal, in the present embodiment, by UPS1 as main equipment periodically transmitting counter synchronizing signal.In system electrification running, UPS1 is by self the first transmit port T711 and the second transmit port T712 transmitting counter synchronizing signal simultaneously.
UPS1 is by the first receiving port R711 receive counter synchronizing signal of self, UPS1 judge by self the first receiving port R711 upper once receive correct counter synchronization signal after Preset Time in, whether again receive correct counter synchronization signal.
When UPS1 by self the first receiving port R711 upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS1; When UPS1 by self the first receiving port R711 upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, UPS1 starts the second receiving port R712 receive counter synchronizing signal by self, and suspends the first receiving port R711 receive counter synchronizing signal by self.
When UPS1 by self the second receiving port R712 upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by UPS1; When UPS1 by self the second receiving port R712 upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, can give the alarm, prompting user exists for risk.
Wherein, judge that the whether correct concrete mode of the counter synchronization signal that receives can as judging whether counter synchronization signal exists the upset of signal in predetermined period.
Meanwhile, UPS2 is also by the first receiving port R721 receive counter synchronizing signal of self, and corresponding follow-up judgement control flow is identical with above-mentioned UPS1, is not described in detail in this.
In order to improve the confession electrical stability of the UPS parallel system that the embodiment of the present invention 3 provides further, can also adopt in UPS1 and UPS2, multiple transmit port and multiple receiving port being set, specifically repeating no more.
Visible, adopt the UPS parallel system that the embodiment of the present invention provides, the equal receive counter synchronizing signal of each UPS, improve the consistency of the out-put supply of multiple UPS in parallel, reduce the high frequency circulating currents between UPS, further, UPS, after receiving a counter synchronization signal, first judges whether correct, just the count value of copped wave counter is updated to preset value when determining correct, switch receiving port time incorrect, can improve for electrical stability, save port resource.
In sum, the UPS parallel system that the embodiment of the present invention provides, comprises multiple UPS in parallel, and one of the plurality of UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously; First receiving port of each UPS in the plurality of UPS is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively; Each UPS receives this counter synchronization signal by the first receiving port of self, is used to indicate UPS and the count value of copped wave counter is updated to preset value; First of each UPS in the plurality of UPS judges that port is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively; Second receiving port of each UPS in the plurality of UPS is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; When UPS to be judged by self first port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, be used to indicate UPS and the count value of copped wave counter is updated to preset value, and startup judges port accepts counter synchronization signal by self second and carries out judgement process, and suspend the first receiving port receive counter synchronizing signal by self; Second of each UPS in the plurality of UPS judges that port is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; When UPS to be judged by self second port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.The UPS parallel system adopting the embodiment of the present invention to provide, can reduce the high frequency circulating currents between UPS in parallel.
Obviously, those skilled in the art can carry out various change and modification to the present invention and not depart from the spirit and scope of the present invention.Like this, if these amendments of the present invention and modification belong within the scope of the claims in the present invention and equivalent technologies thereof, then the present invention is also intended to comprise these change and modification.
Claims (10)
1. a uninterrupted power supply UPS parallel system, comprises multiple UPS in parallel, it is characterized in that:
One of described multiple UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously;
First receiving port of each UPS in described multiple UPS is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively; Each UPS receives described counter synchronization signal by the first receiving port of self, is used to indicate UPS and the count value of copped wave counter is updated to preset value;
First of each UPS in described multiple UPS judges that port is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively;
Second receiving port of each UPS in described multiple UPS is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; When UPS to be judged by self first port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, be used to indicate UPS and the count value of copped wave counter is updated to preset value, and startup judges port accepts counter synchronization signal by self second and carries out judgement process, and suspend the first receiving port receive counter synchronizing signal by self;
Second of each UPS in described multiple UPS judges that port is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; When UPS to be judged by self second port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.
2. UPS parallel system as claimed in claim 1, it is characterized in that, described first receiving port and described second receiving port are enhancement mode pulse width modulation synchronization Puled input EPWMSYNCI port.
3. UPS parallel system as claimed in claim 1, it is characterized in that, described first transmit port and described second transmit port are enhancement mode pulse width modulation EPWM port; Described first judges that port and described second judges that port is that universal input exports GPIO port.
4. UPS parallel system as claimed in claim 1, is characterized in that, described first transmit port and described second transmit port are that universal input exports GPIO port; Described first judges that port and described second judges that port is that enhancement mode catches ECAP port.
5. be applied to a counter synchronization signal method of reseptance for uninterrupted power supply UPS parallel system as claimed in claim 1, it is characterized in that, comprising:
One of described multiple UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously;
Each UPS receives described counter synchronization signal by the first receiving port of self, is used to indicate UPS and the count value of copped wave counter is updated to preset value;
When UPS to be judged by self first port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, be used to indicate UPS and the count value of copped wave counter is updated to preset value, and startup judges port accepts counter synchronization signal by self second and carries out judgement process, and suspend the first receiving port receive counter synchronizing signal by self.
6. be applied to the counter synchronization signal method of reseptance of UPS parallel system as claimed in claim 1 as claimed in claim 5, it is characterized in that, also comprise:
When UPS to be judged by self second port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.
7. a uninterrupted power supply UPS parallel system, comprises multiple UPS in parallel, it is characterized in that:
One of described multiple UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously;
First receiving port of each UPS in described multiple UPS is connected with the first transmit port of self, and is connected with first transmit port of other each UPS respectively; Each UPS receives described counter synchronization signal by the first receiving port of self; When UPS by self the first receiving port upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS; When UPS by self the first receiving port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, and suspends the first receiving port receive counter synchronizing signal by self;
Second receiving port of each UPS in described multiple UPS is connected with the second transmit port of self, and is connected with second transmit port of other each UPS respectively; When UPS by self the second receiving port upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS; When UPS by self the second receiving port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.
8. be applied to a counter synchronization signal method of reseptance for uninterrupted power supply UPS parallel system as claimed in claim 7, it is characterized in that, comprising:
One of described multiple UPS is by self the first transmit port and the second transmit port transmitting counter synchronizing signal simultaneously;
Each UPS receives described counter synchronization signal by the first receiving port of self;
When UPS by self the first receiving port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, this UPS starts the second receiving port receive counter synchronizing signal by self, and suspends the first receiving port receive counter synchronizing signal by self.
9. be applied to the counter synchronization signal method of reseptance of UPS parallel system as claimed in claim 7 as claimed in claim 8, it is characterized in that, also comprise:
When UPS by self the first receiving port upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS.
10. be applied to the counter synchronization signal method of reseptance of UPS parallel system as claimed in claim 7 as claimed in claim 8, it is characterized in that, also comprise:
When UPS by self the second receiving port upper once receive correct counter synchronization signal after Preset Time in, when again receiving correct counter synchronization signal, the count value of copped wave counter is updated to preset value by this UPS; When UPS by self the second receiving port upper once receive correct counter synchronization signal after Preset Time in, when again not receiving correct counter synchronization signal, give the alarm.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310052245.4A CN103997069B (en) | 2013-02-18 | 2013-02-18 | UPS parallel system and counter synchronization signal method of reseptance thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310052245.4A CN103997069B (en) | 2013-02-18 | 2013-02-18 | UPS parallel system and counter synchronization signal method of reseptance thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103997069A CN103997069A (en) | 2014-08-20 |
CN103997069B true CN103997069B (en) | 2015-12-02 |
Family
ID=51311135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310052245.4A Active CN103997069B (en) | 2013-02-18 | 2013-02-18 | UPS parallel system and counter synchronization signal method of reseptance thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103997069B (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1430325A (en) * | 2001-12-31 | 2003-07-16 | 艾默生网络能源有限公司 | Switch synchronization method of parallel converter system. |
CN202737568U (en) * | 2012-08-14 | 2013-02-13 | 煤炭科学研究总院 | Management and monitoring system of down hole uninterrupted power supply (UPS) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI342652B (en) * | 2008-01-07 | 2011-05-21 | Ablerex Electronics Co Ltd | Ups system having a function of parallel operation |
-
2013
- 2013-02-18 CN CN201310052245.4A patent/CN103997069B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1430325A (en) * | 2001-12-31 | 2003-07-16 | 艾默生网络能源有限公司 | Switch synchronization method of parallel converter system. |
CN202737568U (en) * | 2012-08-14 | 2013-02-13 | 煤炭科学研究总院 | Management and monitoring system of down hole uninterrupted power supply (UPS) |
Non-Patent Citations (1)
Title |
---|
UPS并联冗余技术的应用案例;段树成;《自动化应用》;20110331(第3期);第3-6页 * |
Also Published As
Publication number | Publication date |
---|---|
CN103997069A (en) | 2014-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200736935A (en) | System and method for operating components of an integrated circuit at independent frequencies and/or voltages | |
TWI509402B (en) | Apparatus and method for power supply | |
CN102969874A (en) | A power converter control circuit with a deep burst mode | |
US20200195451A1 (en) | Power sourcing equipment and energy saving method for power over ethernet | |
US9588562B2 (en) | Method for waking up a distant device from a local device without waking up a physical layer unit in the distant device | |
US20190086994A1 (en) | Transition of an input / output port in a suspend mode from a high-current mode | |
CN103809724A (en) | Equipment cabinet and power source control method thereof | |
EP3672149A1 (en) | Method and device for controlling device activation | |
EP4235362A2 (en) | Interface system | |
CN115395762B (en) | Single-inductor voltage transformation multi-voltage independent output circuit and related product | |
US20110131429A1 (en) | Electric power supply device, electric power supply method and electric power supply system | |
CN101848193A (en) | Method, system and network node for network synchronization | |
US9680363B2 (en) | Low ripple mechanism of mode change in switched capacitor voltage regulators | |
EP2940933B1 (en) | Method for node device to enter or exit power-saving mode and node device | |
EP3072209A1 (en) | Method to select optimal synchronization source in a multiple uninterruptible power supply system | |
CN103997069B (en) | UPS parallel system and counter synchronization signal method of reseptance thereof | |
CN113950131A (en) | Method, apparatus and computer readable medium for controlling measurements in secondary cells | |
TWI496386B (en) | Method for generating a clock signal for an oscillator of a switched mode power supply | |
CN105093993B (en) | Electronic equipment and its control method | |
CN210608666U (en) | Control device of redundant power supply and power supply system | |
JP5113107B2 (en) | Power supply | |
EP2992400B1 (en) | Frequency power manager | |
US9436243B2 (en) | Circuit board and power source management system of circuit board | |
US8760197B2 (en) | Robust glitch-free clock switch with an unate clock network | |
WO2015073227A1 (en) | Method to select optimal synchronization source in a multiple uninterruptible power supply system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Columbo Road, Ohio, Dearborn 1050 Patentee after: Vitamin Corporation Address before: Columbo Road, Ohio, Dearborn 1050 Patentee before: Libot Inc. |