CN103853685A - Universal serial bus circuit and operation method thereof - Google Patents
Universal serial bus circuit and operation method thereof Download PDFInfo
- Publication number
- CN103853685A CN103853685A CN201210501366.8A CN201210501366A CN103853685A CN 103853685 A CN103853685 A CN 103853685A CN 201210501366 A CN201210501366 A CN 201210501366A CN 103853685 A CN103853685 A CN 103853685A
- Authority
- CN
- China
- Prior art keywords
- serial bus
- universal serial
- voltage
- activation
- bus chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Power Sources (AREA)
Abstract
The invention discloses a universal serial bus circuit and an operation method thereof. The universal serial bus circuit comprises a universal serial bus chip, an enable voltage output module for producing enable voltages and a working voltage output module for producing working voltages. The universal serial bus chip comprises at least one enable voltage input end, a working voltage input end and a device voltage output end. The at least one enable voltage input end receives enable voltages to enable the universal serial bus chip. The working voltage input end is used for providing working voltages for the universal serial bus chip, and the working voltages are different from the enable voltages in magnitude. The device voltage output end is used for providing device voltages for external devices after the operation of the universal serial bus chip.
Description
Technical field
The invention relates to a kind of bus circuit technology, and relate to especially a kind of universal serial bus circuit and How It Works thereof.
Background technology
Universal serial bus (universal serial bus; USB) be the serial port bus standard of the most widely applying in modem computer systems.Due to the appearance of universal serial bus, make many external devices be able to be connected with main frame by unified specification.Its maximum feature is to support hot plug and plug and play.In the time that device inserts, main frame can detect this device and be written into required driver, therefore convenient more than other conventional bus in the use.
But, in the design of universal serial bus, still exist many defects.When external device is from system software unloading, but still maintaining with universal serial bus between entity while being connected, tend to have because of the disappearance on designing the problem of electric leakage.On the motherboard that leakance to the universal serial bus that this leaky will make output originally give external device (ED) is positioned at, cause the module on motherboard therefore to damage.
Therefore, how designing new universal serial bus circuit and a How It Works thereof, to avoid the generation of leaky, is an industry problem demanding prompt solution for this reason.
Summary of the invention
Therefore, an aspect of of the present present invention is that a kind of universal serial bus (universal serial bus is being provided; USB) circuit, comprises: universal serial bus chip, activation Voltage-output module and operating voltage output module.Universal serial bus chip comprises: at least one activation voltage input end, operating voltage input end and device voltage output end.Activation voltage input end receives activation voltage, with activation universal serial bus chip.Operating voltage input end is in order to provide operating voltage to universal serial bus chip, and wherein operating voltage and activation voltage have different voltage swing.Device voltage output end is connected with external device (ED), to operate rear generator voltage in universal serial bus chip to external device (ED).Activation Voltage-output module, in the time that universal serial bus chip is connected with external device (ED), produces activation voltage to universal serial bus chip, makes universal serial bus chip open-minded.Operating voltage output module, in the time that universal serial bus chip operates, produces operating voltage to universal serial bus chip.
According to one embodiment of the invention, wherein the voltage of activation voltage is less than operating voltage.Activation voltage is 3.3 volts, and operating voltage is 5 volts.
According to another embodiment of the present invention, wherein universal serial bus chip also comprises data transmission terminal, and in order to be connected with external device (ED), in the time that activation voltage is delivered to universal serial bus chip, universal serial bus chip can carry out data transmission with external device (ED).
According to further embodiment of this invention, wherein activation Voltage-output module according to operating voltage to produce activation voltage.
According to yet another embodiment of the invention, wherein operating voltage output module according to system voltage with produce operating voltage.
Another aspect of the present invention is that a kind of universal serial bus circuit How It Works is being provided, be applied in universal serial bus circuit, universal serial bus circuit How It Works comprises: the universal serial bus chip of universal serial bus circuit is connected with external device (ED); Produce activation voltage; Make at least one activation voltage input end of universal serial bus chip receive activation voltage, so that universal serial bus chip is open-minded; Produce operating voltage, wherein operating voltage and activation voltage have different voltage swing; And make the operating voltage input end of universal serial bus chip receive operating voltage, in order to operating voltage is provided to universal serial bus chip, and after universal serial bus chip running by the device voltage output end generator voltage of universal serial bus chip to external device (ED).
According to one embodiment of the invention, wherein the voltage of activation voltage is less than operating voltage.
According to another embodiment of the present invention, in the time that activation voltage is delivered to universal serial bus chip, universal serial bus chip can carry out data transmission with external device (ED).
Application the invention has the advantages that activation voltage and the operating voltage different by voltage swing, avoid after the power-off of universal serial bus chip, external device (ED) enters by installing voltage output end electric leakage the motherboard that universal serial bus chip is positioned at, and reaches easily above-mentioned object.
Accompanying drawing explanation
For above and other object of the present invention, feature, advantage and embodiment can be become apparent, appended the description of the drawings is as follows:
Fig. 1 is in one embodiment of the invention, a kind of schematic diagram of universal serial bus circuit;
Fig. 2 is in one embodiment of the invention, the calcspar of activation Voltage-output module; And
Fig. 3 is in one embodiment of the invention, a kind of process flow diagram of universal serial bus circuit How It Works.
[main element symbol description]
1: universal serial bus circuit 10: universal serial bus chip
12: activation Voltage-output module 14: operating voltage output module
16: external device (ED) 300: universal serial bus circuit How It Works
301-306: step
Embodiment
Please refer to Fig. 1.Fig. 1 is in one embodiment of the invention, a kind of universal serial bus (universal serial bus; USB) schematic diagram of circuit 1.Universal serial bus circuit 1 comprises: universal serial bus chip 10, activation Voltage-output module 12 and operating voltage output module 14.
In the present embodiment, universal serial bus chip 10 comprises: activation voltage input end EN1 and EN2, operating voltage input end IN, device voltage output end OUT1 and data transmission terminal OC1_N.Wherein activation voltage input end EN1 and EN2 are in order to receive activation voltage P3V3.Under the situation not yet coming into operation at universal serial bus chip 10, as activation voltage input end EN1 and EN2 receive the activation voltage P3V3 that activation Voltage-output module 12 produces, by activation universal serial bus chip 10, and open universal serial bus chip 10.
Therefore, activation voltage P3V3 can be considered to drive the signal of universal serial bus chip 10.Should be noted, in the present embodiment, universal serial bus chip 10 comprises two activation voltage input end EN1 and EN2, but in other embodiment, the number of activation voltage input end can be adjusted on demand, and the number not disclosing by the present embodiment is limit.
Operating voltage input end IN is in order to receive the operating voltage P5V being produced by operating voltage output module 14, operating voltage P5V is provided to universal serial bus chip 10.Should be noted, operating voltage 5V has the voltage swing different with activation voltage P3V3, and its source is respectively mutually independently path.
Universal serial bus chip 10 in running, can see through device voltage output end OUT1 output unit voltage P5V_USB12, this voltage is supplied to the external device (ED) 16 that universal serial bus chip 10 connects.And in the time that activation voltage P3V3 is delivered to universal serial bus chip 10, universal serial bus chip 10 can carry out data transmission by data transmission terminal OC1_N and external device (ED) 16.
Please refer to Fig. 2.Fig. 2 is in one embodiment of the invention, the calcspar of activation Voltage-output module 12.In the present embodiment, activation Voltage-output module 12 can be according to the control of an activation control signal EN_P3V3, according to operating voltage P5V running, to produce activation voltage P3V3 and power supply output normal signal PGD_P3V3.Wherein, activation voltage P3V3 exports the universal serial bus chip 10 that Fig. 1 illustrates to, and power supply output normal signal PGD_P3V3 normally produces in order to this power supply of apprizing system.
In an embodiment, activation control signal EN_P3V3 can be produced by the processing module on the motherboard being positioned at such as, but not limited to universal serial bus circuit 1 (not illustrating).This processing module can be judging that universal serial bus chip 10 produces activation control signal EN_P3V3 while connection with external device (ED) 16, and control activation Voltage-output module 12 and produce activation voltage P3V3.In an embodiment, operating voltage P5V can be such as but not limited to 5 volts, and activation voltage P3V3 can be such as but not limited to 3.3 volts that are less than operating voltage P5V.
Similarly, operating voltage output module 14 also can have the framework of similar activation Voltage-output module 12, after coming into operation at universal serial bus chip 10, by processing module activation, and according to a system voltage such as but not limited to 12 volts, continue produce operating voltage P5V and provide to universal serial bus chip 10.
In the universal serial bus circuit design mode of parts of traditional, operating voltage and the input end of activation voltage are designed to be connected and have identical magnitude of voltage.But unload from system software at external device (ED), but not yet disconnect under the situation with the physical connection of universal serial bus chip chamber, activation voltage input end tends to because operating voltage causes the residual electric charge of system capacitance too high, and still maintains high state.Therefore, formerly should unload the universal serial bus chip directly decommissioning at system software and will continue conducting, between device voltage output end and operating voltage input end, therefore form leakage path, and then the motherboard at universal serial bus circuit place is damaged.
Therefore, by design of the present invention, the operating voltage P5V that universal serial bus chip 10 receives and the device voltage P5V_USB12 producing, all will there is the magnitude of voltage of different sizes from activation voltage P3V3, can avoid after the power-off of universal serial bus chip, external device (ED) enters by installing voltage output end electric leakage the motherboard that universal serial bus chip is positioned at, and reaches easily above-mentioned object.
Please refer to Fig. 3.Fig. 3 is in one embodiment of the invention, a kind of process flow diagram of universal serial bus circuit How It Works 300.Universal serial bus circuit How It Works 300 can be applicable in universal serial bus circuit 1 as shown in Figure 1.Universal serial bus circuit How It Works 1 comprises the following step (should be appreciated that, mentioned step in the present embodiment, except chatting especially bright its order person, all can adjust its front and back order according to actual needs, even can carry out simultaneously or partly simultaneously).
In step 301, the universal serial bus chip 10 of universal serial bus circuit 1 is connected with external device (ED) 16.
In step 302, produce activation voltage P3V3 by activation voltage generating module 12.
In step 303, make at least one activation voltage input end EN1 of universal serial bus chip 10 and EN2 receive activation voltage P3V3, so that universal serial bus chip 10 is open-minded.
In step 304, produce operating voltage P5V by operating voltage output module 14, wherein operating voltage P5V and activation voltage P3V3 have different voltage swing.
In step 305, make the operating voltage input end IN of universal serial bus chip 10 receive operating voltage P5V, in order to operating voltage P5V is provided to universal serial bus chip 10.
In step 306, after universal serial bus chip 10 running, by the device voltage output end OUT1 generator voltage P5V_USB12 of universal serial bus chip 10 to external device (ED) 16.
Although the present invention discloses as above with embodiment; so it is not in order to limit the present invention; anyly be familiar with this skill person; without departing from the spirit and scope of the present invention; when being used for a variety of modifications and variations, the scope that therefore protection scope of the present invention ought define depending on appending claims is as the criterion.
Claims (9)
1. a universal serial bus circuit, is characterized in that, comprises:
One universal serial bus chip, comprises:
At least one activation voltage input end, in order to receive an activation voltage, with this universal serial bus chip of activation;
One operating voltage input end, in order to an operating voltage is provided to this universal serial bus chip, wherein this operating voltage and this activation voltage have different voltage swing; And
One device voltage output end, in order to be connected with an external device (ED), to provide a device voltage to this external device (ED) after this universal serial bus chip running;
One activation Voltage-output module, when being used to this universal serial bus chip and being connected with this external device (ED), produces this activation voltage to this universal serial bus chip, makes this universal serial bus chip open-minded; And
One operating voltage output module, while being used to this universal serial bus chip running, produces this operating voltage to this universal serial bus chip.
2. universal serial bus circuit according to claim 1, is characterized in that, the voltage of this activation voltage is less than this operating voltage.
3. universal serial bus circuit according to claim 2, is characterized in that, this activation voltage is 3.3 volts, and this operating voltage is 5 volts.
4. universal serial bus circuit according to claim 1, it is characterized in that, this universal serial bus chip also comprises a data transmission terminal, in order to be connected with this external device (ED), in the time that this activation voltage is delivered to this universal serial bus chip, this universal serial bus chip can carry out a data transmission with this external device (ED).
5. universal serial bus circuit according to claim 1, is characterized in that, this activation Voltage-output module according to this operating voltage to produce this activation voltage.
6. universal serial bus circuit according to claim 5, is characterized in that, this operating voltage output module according to a system voltage to produce this operating voltage.
7. a universal serial bus circuit How It Works, is characterized in that, is applied in a universal serial bus circuit, and this universal serial bus circuit How It Works comprises:
One universal serial bus chip of this universal serial bus circuit is connected with an external device (ED);
Produce an activation voltage;
Make at least one activation voltage input end of this universal serial bus chip receive this activation voltage, so that this universal serial bus chip is open-minded;
Produce an operating voltage, wherein this operating voltage and this activation voltage have different voltage swing; And
Make an operating voltage input end of this universal serial bus chip receive this operating voltage, in order to this operating voltage is provided to this universal serial bus chip, and provide a device voltage to this external device (ED) by a device voltage output end of this universal serial bus chip after this universal serial bus chip running.
8. universal serial bus circuit How It Works according to claim 7, is characterized in that, the voltage of this activation voltage is less than this operating voltage.
9. universal serial bus circuit How It Works according to claim 7, in the time that this activation voltage is delivered to this universal serial bus chip, this universal serial bus chip can carry out a data transmission with this external device (ED).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210501366.8A CN103853685A (en) | 2012-11-30 | 2012-11-30 | Universal serial bus circuit and operation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210501366.8A CN103853685A (en) | 2012-11-30 | 2012-11-30 | Universal serial bus circuit and operation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103853685A true CN103853685A (en) | 2014-06-11 |
Family
ID=50861357
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210501366.8A Pending CN103853685A (en) | 2012-11-30 | 2012-11-30 | Universal serial bus circuit and operation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103853685A (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201877799U (en) * | 2010-11-19 | 2011-06-22 | 陈媛媛 | Universal serial bus (USB) protection circuit |
| CN102221872A (en) * | 2010-04-16 | 2011-10-19 | 宏碁股份有限公司 | Power supplying device and method |
| CN102301552A (en) * | 2009-01-28 | 2011-12-28 | J·加斯屈埃尔 | Device for monitoring and protecting the power supply of an electric appliance, and method for implementing said device |
-
2012
- 2012-11-30 CN CN201210501366.8A patent/CN103853685A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102301552A (en) * | 2009-01-28 | 2011-12-28 | J·加斯屈埃尔 | Device for monitoring and protecting the power supply of an electric appliance, and method for implementing said device |
| CN102221872A (en) * | 2010-04-16 | 2011-10-19 | 宏碁股份有限公司 | Power supplying device and method |
| CN201877799U (en) * | 2010-11-19 | 2011-06-22 | 陈媛媛 | Universal serial bus (USB) protection circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102708031B (en) | A kind of method of quick location failure memory | |
| CN108886261B (en) | Adjusting connection and disconnection of charging ports | |
| TWI443497B (en) | Host apparatus, usb port module usb and method for managing power thereof | |
| CN104063296A (en) | Veneer in-place state detection method and device | |
| CN108446139B (en) | Awakening method and device for FPGA chip | |
| CN104683714A (en) | Time sequence control method of two-stage V-BY-ONE signal system | |
| CN102685431A (en) | VGA on-line detection method, circuit and digital video recorder | |
| US9331492B2 (en) | Detection control device and method thereof | |
| CN101650592B (en) | Host device, interface module of universal serial bus and power management method thereof | |
| CN109360535A (en) | The oblique cutting protection system of display driver circuit and oblique cutting guard method | |
| WO2022127659A1 (en) | Protection method, protection apparatus, electronic device, readable storage medium, and chip | |
| CN103793038B (en) | Electronic installation and power control method | |
| CN105095137A (en) | Control chip and connection module | |
| CN101599261B (en) | Method and equipment for implementing plug and play of equipment | |
| CN109857358A (en) | Computer system and its display interface circuit and display interface device | |
| CN102193613A (en) | Energy-and-electricity-saving control method for electronic device | |
| CN103853685A (en) | Universal serial bus circuit and operation method thereof | |
| CN104035844A (en) | Fault testing method and electronic device | |
| US20160233624A1 (en) | Electronic device and charging interface | |
| CN201667067U (en) | USB interface | |
| CN104679123A (en) | Mainboard and data burning method thereof | |
| US8622711B2 (en) | Fan control circuit | |
| CN104731723A (en) | Power-off protection method and device for storage device | |
| CN204129732U (en) | Based on the board self-adaptation equipment of satellite time transfer machine frame system | |
| CN103095278A (en) | Integrated circuit and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20140611 |