CN103793572A - Method for inspecting PCB packaged bonding pads - Google Patents
Method for inspecting PCB packaged bonding pads Download PDFInfo
- Publication number
- CN103793572A CN103793572A CN201410051265.4A CN201410051265A CN103793572A CN 103793572 A CN103793572 A CN 103793572A CN 201410051265 A CN201410051265 A CN 201410051265A CN 103793572 A CN103793572 A CN 103793572A
- Authority
- CN
- China
- Prior art keywords
- bonding pads
- pcb
- welding
- attribute
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
The invention provides a method for inspecting PCB packaged bonding pads. The method includes the steps of carrying out attribute setting on the PCB packaged bonding pads, and adding the two attributes PM and SM including welding assisting layers and welding resisting layers, wherein when the welding assisting layers and the welding resisting layers exist in the bonding pads, attribute values are one, and when the welding assisting layers and the welding resisting layers do not exist in the bonding pads, the attribute values are zero; inspecting the bonding pads in a PCB, carrying out logic XOR operation on the two attributes, reporting errors when the logic XOR operation result of the PM and the SM is zero to explain that the attribute welding assisting layers or the attribute welding resisting layers of the bonding pads have faults, and then carrying out inspection and modification. Compared with the prior art, the method for inspecting the PCB packaged bonding pads has the advantages that the accuracy of the bonding pads is guaranteed, welding and manufacturing of the PCB are prevented from being influenced by the fact that certain attributes are missed due to manual reasons, the welding quality and the design efficiency of the PCB are accordingly improved, and the method is high in practicability and easy to popularize.
Description
Technical field
The present invention relates to a kind of automatic electronic technical field, specifically a kind of inspection method of PCB encapsulation welding tray.
Background technology
Along with the complexity of PCB design is increasing, device on pcb board is more and more, while doing pad, sometimes miss unavoidably some attributes, in PCB, check out by artificial being difficult to, therefore the inspection of encapsulation storehouse pad has been helped in the urgent need to platform software, even if use assistant software in prior art, still can not well improve PCB welding quality and design efficiency, based on this, now provide a kind of inspection method of PCB encapsulation welding tray of the problem that can easily find PCB encapsulation welding tray design existence.
Summary of the invention
Technical assignment of the present invention is to solve the deficiencies in the prior art, provides a kind of artificial origin of avoiding to miss some attributes and affects the inspection method of the welding of PCB and the PCB encapsulation welding tray of manufacture.
Technical scheme of the present invention realizes in the following manner, the inspection method of this kind of PCB encapsulation welding tray, and its specific implementation process is: 1) each pad of PCB encapsulation is carried out to setup of attribute, increase and help layer and two attribute PM of solder mask and SM;
2) PM=1 in the time that pad existence helps layer, otherwise PM=0;
3) SM=1 in the time that pad exists solder mask, otherwise SM=0;
4) two attributes are carried out to logic XOR, calculate the value of PM ⊕ SM;
5) in the time of PM ⊕ SM=0, report an error, now pad attribute helps layer or solder mask to have omission, then checks and revises;
6) reexamine, reach requirement until work as PM ⊕ SM=1.
The beneficial effect that the present invention compared with prior art produced is:
The inspection method of a kind of PCB encapsulation welding tray of the present invention is by the inspection to PCB encapsulation welding tray, guarantee the accuracy of pad, avoid artificial origin to miss some attributes and affect welding and the manufacture of PCB, thereby improve PCB welding quality and design efficiency, practical, be easy to promote.
Accompanying drawing explanation
Accompanying drawing 1 is checking process process flow diagram of the present invention.
Embodiment
Below in conjunction with accompanying drawing, the inspection method of a kind of PCB encapsulation welding tray of the present invention is described in detail below.
As shown in Figure 1, the inspection method of this kind of PCB encapsulation welding tray, its specific implementation process is:
1) each pad of PCB encapsulation is carried out to setup of attribute, increase and help layer Pastemask and two attribute PM of solder mask Soldermask and SM;
2) PM=1 in the time that pad existence helps layer Pastemask, otherwise PM=0;
3) SM=1 in the time that pad exists solder mask Soldermask, otherwise SM=0;
4) two attributes are carried out to logic XOR, calculate the value of PM ⊕ SM;
5) in the time of PM ⊕ SM=0, report an error, now pad attribute helps layer or solder mask to have omission, then checks and revises;
6) reexamine, reach requirement until work as PM ⊕ SM=1.
PCB encapsulation welding tray inspection method of the present invention, is conducive to find the problem that exists in the design of PCB encapsulation welding tray improve the quality of PCB welding, improves PCB design efficiency.
The foregoing is only embodiments of the invention, within the spirit and principles in the present invention all, any modification of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (1)
1. an inspection method for PCB encapsulation welding tray, is characterized in that its implementation procedure is:
1) each pad of PCB encapsulation is carried out to setup of attribute, increase and help layer and two attribute PM of solder mask and SM;
2) PM=1 in the time that pad existence helps layer, otherwise PM=0;
3) SM=1 in the time that pad exists solder mask, otherwise SM=0;
4) two attributes are carried out to logic XOR, calculate the value of PM ⊕ SM;
5) in the time of PM ⊕ SM=0, report an error, now pad attribute helps layer or solder mask to have omission, then checks and revises;
6) reexamine, reach requirement until work as PM ⊕ SM=1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410051265.4A CN103793572A (en) | 2014-02-14 | 2014-02-14 | Method for inspecting PCB packaged bonding pads |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410051265.4A CN103793572A (en) | 2014-02-14 | 2014-02-14 | Method for inspecting PCB packaged bonding pads |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103793572A true CN103793572A (en) | 2014-05-14 |
Family
ID=50669234
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410051265.4A Pending CN103793572A (en) | 2014-02-14 | 2014-02-14 | Method for inspecting PCB packaged bonding pads |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103793572A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104133967A (en) * | 2014-08-01 | 2014-11-05 | 浪潮集团有限公司 | PCB packaging silk-screen printing setting and pin silk-screen printing positioning inspection method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1575109A (en) * | 2003-06-03 | 2005-02-02 | 三星电机株式会社 | Method of forming solder resist pattern |
CN1719447A (en) * | 2004-07-07 | 2006-01-11 | 华为技术有限公司 | Board pattern designing method of integrated designing element in printed circuit board and its device |
-
2014
- 2014-02-14 CN CN201410051265.4A patent/CN103793572A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1575109A (en) * | 2003-06-03 | 2005-02-02 | 三星电机株式会社 | Method of forming solder resist pattern |
CN1719447A (en) * | 2004-07-07 | 2006-01-11 | 华为技术有限公司 | Board pattern designing method of integrated designing element in printed circuit board and its device |
Non-Patent Citations (3)
Title |
---|
于治楼 等: ""高速PCB的地线布线设计"", 《信息技术与信息化》 * |
刘静波: ""分析"应用PROTEL 99SE设计原理图和印制电路板"出现的问题"", 《中国现代教育装备》 * |
车固勇: ""FPC焊盘设计类型选择导致的DFM问题及其对策"", 《2011中国电子制造与封装技术年会论文集》 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104133967A (en) * | 2014-08-01 | 2014-11-05 | 浪潮集团有限公司 | PCB packaging silk-screen printing setting and pin silk-screen printing positioning inspection method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103687315B (en) | Designing method of punching alignment target | |
CN104133967A (en) | PCB packaging silk-screen printing setting and pin silk-screen printing positioning inspection method | |
CN102843863A (en) | High precision electric testing and positioning method | |
CN104333979A (en) | Method of carrying out secondary hole drilling in multi-layer board | |
CN103593527A (en) | Design method for one-click setting of different types of routing rule BGAs in PCB | |
CN103793572A (en) | Method for inspecting PCB packaged bonding pads | |
CN103217558B (en) | A kind of probe maintaining method | |
MY185277A (en) | Systems and methods for void reduction in a solder joint | |
CN103077913A (en) | Lead-out device for aging bare chips and aging method | |
CN106250594A (en) | Automatically a kind of method detecting Place_Bound in PCB | |
CN104392934A (en) | Solder resist manufacturing method of packaging substrate | |
CN103278763B (en) | The FT test board system of chip and method of testing | |
CN102892256B (en) | The method of printed circuit board surface mounted with electronic components | |
CN203519255U (en) | High-precision air supply device for pressure sensor debugging | |
CN104752150A (en) | Method for establishing technological process | |
CN204102120U (en) | A kind of cpu test device | |
CN102540047A (en) | Assessment method for test coverage | |
CN203931517U (en) | A kind of reactor protection command logic is processed module proving installation | |
CN105307384A (en) | Method used for improving heat radiating capability of integrated chip | |
CN102262205B (en) | A kind of screen method of test point of test vector source file and shield assembly | |
CN103648232A (en) | Method for solving short circuit of signal through hole and packaging bonding pad | |
CN104319244B (en) | Positioning method of failure center point of chip | |
CN103116675A (en) | Method for detecting inner circuits in PCBs (printed circuit boards) by software GNENESIS | |
CN208353712U (en) | A kind of FPC welding structure of display module | |
CN204291577U (en) | A kind of printed circuit board pads structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20140514 |