CN103630164A - Orthogonal standardization method and device for double-path interference signals - Google Patents

Orthogonal standardization method and device for double-path interference signals Download PDF

Info

Publication number
CN103630164A
CN103630164A CN201310717911.1A CN201310717911A CN103630164A CN 103630164 A CN103630164 A CN 103630164A CN 201310717911 A CN201310717911 A CN 201310717911A CN 103630164 A CN103630164 A CN 103630164A
Authority
CN
China
Prior art keywords
signal
pending
unit
orthogonalized
direct current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201310717911.1A
Other languages
Chinese (zh)
Other versions
CN103630164B (en
Inventor
高宏堂
叶孝佑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Metrology
Original Assignee
National Institute of Metrology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Institute of Metrology filed Critical National Institute of Metrology
Priority to CN201310717911.1A priority Critical patent/CN103630164B/en
Publication of CN103630164A publication Critical patent/CN103630164A/en
Application granted granted Critical
Publication of CN103630164B publication Critical patent/CN103630164B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Noise Elimination (AREA)

Abstract

The embodiment of the invention discloses an orthogonal standardization method and device for double-path interference signals. The method comprises the following steps: confirming a first to-be-processed signal and a second to-be-processed signal; performing direct-current removal processing on the first to-be-processed signal and the second to-be-processed signal respectively, so as to generate a first direct-current-removed signal and a second direct-current-removed signal; performing amplitude unitization on the first direct-current-removed signal and the second direct-current-removed signal respectively, so as to generate a first unitized signal and a second unitized signal; performing orthogonalization processing on the first unitized signal and the second unitized signal, so as to obtain a first orthogonalized signal and a second orthogonalized signal; and performing amplitude unitization processing on the first orthogonalized signal and the second orthogonalized signal respectively, so as to realize orthogonal standardization for the double-path interference signals. The device comprises an input unit, a direct-current removal unit, a first unitization unit, an orthogonalization unit and a second unitization unit. According to the method and the device provided by the embodiment of the invention, the interference signals are adjusted and processed by a hardware circuit, so that signal processing speed and frequency response are high, signal processing phases are few, and the quality of original signals is unlikely to reduce.

Description

The quadrature standardized method of two-way interference signal and device
Technical field
The present invention relates to metrological testing technology field, relate in particular to the quadrature standardized method of two-way interference signal and device.
Background technology
Laser interferometry refers to the measuring method of utilizing principle of interference to measure Physics amount.Laser interferometry has very high measurement sensitivity and precision, can be used for the measurement of the aspects such as displacement, length, angle, medium refraction index variation and vibration.When carrying out laser interferometry, conventionally first by interferometer, generate interference signal; Then by computing machine or other equipment, according to interference signal, calculate measurement result.The interference signal that interferometer generates is generally two-way interference signal, and wherein a road can be called the first interference signal, and another road can be called the second interference signal.When according to interference signal computation and measurement result, need the first interference signal to equate with the second interference signal quadrature in phase, amplitude, and the first interference signal and the second interference signal be all without DC component, that is, needing two-way interference signal is quadrature normalized signal.Therefore, before computation and measurement result, need to realize the standardization of two-way interference signal quadrature.
Realizing the standardized method of two-way interference signal quadrature has multiplely, and wherein, the method the most often adopting is digitizing solution.Adopt digitizing solution to realize the standardization of two-way interference signal quadrature and generally include following steps: two-way interference signal is converted to digital signal from simulating signal; By microcontroller (MCU, Micro Control Unit), digital signal processor (DSP, Digital Singnal Processor) or computer software etc., calculated quadrature error, range error, the offset error of two paths of signals; By digital-to-analog conversion, each error is converted to the control signal of analog signal form; Circuit tuning is adjusted two-way interference signal under the control of described control signal, realizes the standardization of two-way interference signal quadrature.
From said method, can find out, adopt existing method to realize the standardization of two-way interference signal quadrature, processing procedure need to be carried out analog to digital conversion and digital-to-analog conversion, and not only processing speed is slower, and can because how processing links easily causes signal quality to decline.
Summary of the invention
The embodiment of the present invention provides the quadrature standardized method of two-way interference signal and device, to solve, adopts existing method to realize the standardization of two-way interference signal quadrature, processing speed compared with slow, processing links many and the problem that easily causes signal quality to decline.
First aspect, the embodiment of the present invention provides the standardized method of a kind of two-way interference signal quadrature, and described method comprises:
According to the first interference signal and the second interference signal, determine the first pending signal and the second pending signal; Described the first pending signal and described the second pending signal are carried out respectively to DC processing, generate first and go direct current signal and second to remove direct current signal; Go direct current signal and described second to go direct current signal to carry out respectively amplitude units to described first, generate the first unit signal and the second unit signal; Described the first unit signal and described the second unit signal are carried out to orthogonalization process, obtain the first orthogonalized signal and the second orthogonalized signal; Described the first orthogonalized signal and described the second orthogonalized signal are carried out respectively to amplitude units processing, realize the standardization of two-way interference signal quadrature.
In conjunction with first aspect, in the possible implementation of first aspect the first, describedly according to the first interference signal and the second interference signal, determine that the first pending signal and the second pending signal comprise:
Described the first interference signal and described the second interference signal are tentatively nursed one's health, generated described the first pending signal and described the second pending signal.
In conjunction with the possible implementation of first aspect the first, in the possible implementation of first aspect the second, described described the first interference signal and described the second interference signal are tentatively nursed one's health, are generated described the first pending signal and described the second pending signal comprises:
The amplitude of described the first interference signal and DC component are tentatively adjusted, generated the first first tonal signal; The amplitude of described the second interference signal and DC component are tentatively adjusted, generated the second first tonal signal; Phase place between the described first first tonal signal and the described second first tonal signal is tentatively adjusted, generated described the first pending signal and described the second pending signal.
In conjunction with first aspect, implementation or the possible implementation of first aspect the second that first aspect the first is possible, in the third possible implementation of first aspect, described described the first pending signal and described the second pending signal are carried out respectively to DC processing, generate first and go direct current signal and second to go direct current signal to comprise:
Generate with described the first pending signal phase difference is first phase lead signal of 180 °; According to described the first pending signal and described the first phase lead signal, generate the first DC component; According to described the first DC component, described the first pending signal is carried out to DC processing, generate first and remove direct current signal; Generate with described the second pending signal phase difference is second phase lead signal of 180 °; According to described the second pending signal and described the second phase lead signal, generate the second DC component; According to described the second DC component, described the second pending signal is carried out to DC processing, generate second and remove direct current signal.
In conjunction with first aspect, possible implementation or the third possible implementation of first aspect of implementation, first aspect the second that first aspect the first is possible, in the 4th kind of possible implementation of first aspect, described described the first unit signal and described the second unit signal are carried out to orthogonalization process, obtain the first orthogonalized signal and the second orthogonalized signal comprises:
Generate the first orthogonalized signal, described the first orthogonalized signal is the plus signal of described the first unit signal and described the second unit signal; Generate the second orthogonalized signal, described the second orthogonalized signal is the cut signal of described the first unit signal and described the second unit signal.
Second aspect, the embodiment of the present invention also provides a kind of two-way interference signal quadrature modular station, and described device comprises:
Input block, for determining the first pending signal and the second pending signal according to the first interference signal and the second interference signal; Go to direct current unit, for described the first pending signal and described the second pending signal that described input block is generated, carry out respectively DC processing, generate first and go direct current signal and second to remove direct current signal; The first unit unit, for going described first of direct current unit generation to go direct current signal and described second to go direct current signal to carry out respectively amplitude units to described, generates the first unit signal and the second unit signal; Orthogonalization unit, carries out orthogonalization process for described the first unit signal and described the second unit signal that described the first unit unit is generated, and obtains the first orthogonalized signal and the second orthogonalized signal; The second unit unit, carries out respectively amplitude units processing for described the first orthogonalized signal and described the second orthogonalized signal that described orthogonalization unit is generated, and realizes the standardization of two-way interference signal quadrature.
In conjunction with second aspect, in the possible implementation of second aspect the first, described input block, for obtaining described the first interference signal and described the second interference signal that subelement gets and tentatively nurse one's health described, generates described the first pending signal and described the second pending signal.
In conjunction with the possible implementation of second aspect the first, in the possible implementation of second aspect the second, described input block, comprising:
The first initial adjustment subelement, for the amplitude of described the first interference signal and DC component are tentatively adjusted, generates the first first tonal signal; The second initial adjustment subelement, for the amplitude of described the second interference signal and DC component are tentatively adjusted, generates the second first tonal signal; Phase place initial adjustment subelement, for the phase place between the described second first tonal signal of described first of described the first initial adjustment subelement generation the first tonal signal and described the second initial adjustment subelement generation is tentatively adjusted, generate described the first pending signal and described the second pending signal.
In conjunction with second aspect, implementation or the possible implementation of second aspect the second that second aspect the first is possible, in the third possible implementation of second aspect, described in go to direct current unit to comprise:
The first phase lead signal generates subelement, for generating with described the first pending signal phase difference, is first phase lead signal of 180 °; The first DC component generates subelement, for generate described the first pending signal and described first phase lead signal of subelement generation according to described the first phase lead signal, generates the first DC component; First removes direct current subelement, for generate described first DC component of subelement generation according to described the first DC component, described the first pending signal is carried out to DC processing, generates first and removes direct current signal; The second phase lead signal generates subelement, for generating with described the second pending signal phase difference, is second phase lead signal of 180 °; The second DC component generates subelement, for generate described the second pending signal and described second phase lead signal of subelement generation according to described the second phase lead signal, generates the second DC component; Second removes direct current subelement, for generate described second DC component of subelement generation according to described the second DC component, described the second pending signal is carried out to DC processing, generates second and removes direct current signal.
In conjunction with second aspect, possible implementation or the third possible implementation of second aspect of implementation, second aspect the second that second aspect the first is possible, in the 4th kind of possible implementation of second aspect, described orthogonalization unit comprises:
The first orthogonalized signal generates subelement, and for generating the first orthogonalized signal, described the first orthogonalized signal is the plus signal of described the first unit signal and described the second unit signal; The second orthogonalized signal generates subelement, and for generating the second orthogonalized signal, described the second orthogonalized signal is the cut signal of described the first unit signal and described the second unit signal.
In the embodiment of the present invention, according to the first interference signal and the second interference signal, determine the first pending signal and the second pending signal; Described the first pending signal and described the second pending signal are carried out respectively to DC processing, generate first and go direct current signal and second to remove direct current signal; Go direct current signal and described second to go direct current signal to carry out respectively amplitude units to described first, generate the first unit signal and the second unit signal; Described the first unit signal and described the second unit signal are carried out to orthogonalization process, obtain the first orthogonalized signal and the second orthogonalized signal; Described the first orthogonalized signal and described the second orthogonalized signal are carried out respectively to amplitude units processing, realize the standardization of two-way interference signal quadrature.Compared with prior art, the embodiment of the present invention does not need to carry out analog to digital conversion or digital-to-analog conversion, and all steps can just realize by simple hardware circuit, regulates the fast frequency response of action high, and can effectively prevent that signal quality from declining.
Accompanying drawing explanation
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, to the accompanying drawing of required use in embodiment be briefly described below, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skills, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.Shown in accompanying drawing, above-mentioned and other object of the present invention, Characteristics and advantages will be more clear.In whole accompanying drawings, identical Reference numeral is indicated identical part.Deliberately by physical size equal proportion convergent-divergent, do not draw accompanying drawing, focus on illustrating purport of the present invention.
Figure 1A is the process flow diagram of an embodiment of two-way interference signal quadrature standardized method of the present invention;
Figure 1B is the basic modulate circuit schematic diagram of the present invention;
Fig. 1 C is initial adjustment circuit theory diagrams of the present invention;
Fig. 1 D is phase modulation circuit principle schematic of the present invention;
Fig. 1 E is removing DC of the present invention road theory diagram;
Fig. 1 F is amplitude unitization schematic block circuit diagram of the present invention;
Fig. 1 G is the orthogonalization principle schematic of vector plus-minus of the present invention;
Fig. 1 H is orthogonalization circuit theory diagrams of the present invention;
Fig. 1 I is the overall hardware circuit principle block diagram of the embodiment of the present invention;
Fig. 2 is the process flow diagram of another embodiment of two-way interference signal quadrature standardized method of the present invention;
Fig. 3 A is the block diagram of an embodiment of two-way interference signal quadrature modular station of the present invention;
Fig. 3 B is the block diagram of an embodiment of two-way interference signal quadrature modular station input block of the present invention;
Fig. 3 C is the block diagram that two-way interference signal quadrature modular station of the present invention removes the embodiment in direct current unit;
Fig. 3 D is the block diagram of the two-way interference signal quadrature modular station orthogonalization embodiment in unit of the present invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out to clear, complete description, obviously, described embodiment is only the present invention's part embodiment, rather than whole embodiment.Embodiment based in the present invention, those of ordinary skills, not making the every other embodiment obtaining under creative work prerequisite, belong to the scope of protection of the invention.
Referring to Figure 1A, be the process flow diagram of an embodiment of two-way interference signal quadrature standardized method of the present invention, the method comprises the steps:
Step 101, determines the first pending signal and the second pending signal according to the first interference signal and the second interference signal.
The two-way interference signal getting from interferometer comprises the first interference signal and the second interference signal two-way.While determining the first pending signal and the second pending signal according to the first interference signal and the second interference signal, can be directly using the first interference signal as the first pending signal, using the second interference signal as the second pending signal; Or, also can carry out preliminary conditioning generation the first pending signal and the second pending signal to the first interference signal and the second interference signal.
Described the first interference signal and described the second interference signal are carried out to preliminary conditioning and can comprise the steps: the amplitude of described the first interference signal and DC component tentatively to adjust, generate the first first tonal signal; The amplitude of described the second interference signal and DC component are tentatively adjusted, generated the second first tonal signal; Phase place between the described first first tonal signal and the described second first tonal signal is tentatively adjusted, generated described the first pending signal and described the second pending signal.According to actual needs, also can adopt other steps or mode tentatively to nurse one's health described the first interference signal and described the second interference signal.By preliminary conditioning, can make two-way interference signal quadrature course of standardization process rapider, result is more accurate.
Described the first interference signal and described the second interference signal are carried out to preliminary conditioning can be realized by basic modulate circuit.Figure 1B is basic modulate circuit schematic diagram.As shown in Figure 1B, basic modulate circuit can consist of first demodulation circuit and phase modulation circuit.The first interference signal and the second interference signal after independently just demodulation circuit is nursed one's health, are input in phase modulation circuit respectively.The output of described phase modulation circuit is signal after the conditioning that comprises the first pending signal and the second pending signal.
Fig. 1 C is initial adjustment circuit theory diagrams.As shown in Figure 1 C, described just demodulation circuit can comprise operational amplifier 111, the first potentiometer 112, the second potentiometer 113 and the first resistance 114, wherein, high-end and the low side of described the first potentiometer 112 connects respectively positive supply and negative supply, and sliding end is connected with the in-phase input end of described operational amplifier 111; One end of described the first resistance 114 is connected with the in-phase input end of described operational amplifier 111, and the other end is as the input port of interference signal; The inverting input of the high-end and described operational amplifier 111 of described the second potentiometer 113 is connected, and sliding end is connected with the output terminal of described operational amplifier 111 with low side, and the output terminal of described amplifier is initial adjustment signal output port.
Fig. 1 D is phase modulation circuit principle schematic.Phase place between the described first first tonal signal and the described second first tonal signal is tentatively adjusted, can be realized by potentiometer.As shown in Fig. 1 D, phase differential is the first first tonal signal X=asin (ω t) of α and the high-end and low side that the second first tonal signal Y=bsin (ω t+ α) is input to respectively potentiometer, and the phase theta of the synthetic interference signal Z exporting from potentiometer sliding end is along with potentiometer resistance is than satisfied 0≤θ≤α.
Step 102, carries out respectively DC processing to described the first pending signal and described the second pending signal, generates first and goes direct current signal and second to remove direct current signal.
If the interference signal with DC component V is expressed as f (ω t)=asin (ω t+ β)+V, interference signal DC component can be expressed as be DC component V can from this interference signal two-phase potential difference be 180 ° two diverse locations amplitude and half draw.
Specifically, described the first pending signal is carried out to DC processing and can comprise the steps: that generation and described the first pending signal phase difference are first phase lead signal of 180 °; According to described the first pending signal and described the first phase lead signal, generate the first DC component; According to described the first DC component, described the first pending signal is carried out to DC processing, generate first and remove direct current signal.Described the second pending signal is carried out to DC processing and can comprise the steps: that generation and described the second pending signal phase difference are second phase lead signal of 180 °; According to described the second pending signal and described the second phase lead signal, generate the second DC component; According to described the second DC component, described the second pending signal is carried out to DC processing, generate second and remove direct current signal.
Can use removing DC road to carry out respectively DC processing to described the first pending signal and described the second pending signal.Fig. 1 E is described removing DC road principle schematic.
As shown in Fig. 1 E, described removing DC road comprises: phase inverter 120, first signal shaping circuit 121, the first rising edge trigger circuit 122, the first sampling holders 123; Follower 124, secondary signal shaping circuit 125, the second rising edge trigger circuit 126, the second sampling holders 127; The first adder circuit 128, the second adder circuits 129.
The signal A being input in described removing DC road can be divided into the signal that signal B is identical with signal C two-way.
Wherein, signal B is input in phase inverter 120; Phase inverter 120 output signal B1 and signal B2, signal B1 and signal B2 are identical signal; Signal B1 is input to the first sampling holder 123 successively after first signal shaping circuit 121 and the first rising edge trigger circuit 122 processing; Signal B2 directly inputs the first sampling holder 123; The first sampling holder 123 generates signal D according to signal B1 and signal B2.
Signal C is input in follower 124; Follower 124 output signal C1, signal C2 and signal C3, the signal that signal C1, signal C2 are identical with signal C3Wei tri-tunnels; Signal C1 is input to the second sampling holder 127 successively after secondary signal shaping circuit 125 and the second rising edge trigger circuit 126 processing; C2 signal is directly inputted the second sampling holder 127; The second sampling holder 127 generates signal E according to signal C1 and signal C2.
Signal D and signal E are input to the first adder circuit 128, the first adder circuits 128 and generate signal F according to signal D and signal E; Signal C3 and signal F are input to the second adder circuit 129, the second adder circuits 129 and according to the signal G of signal C3 and signal F generation, are the direct current signal that goes of input signal A.
Step 103, goes direct current signal and described second to go direct current signal to carry out respectively amplitude units to described first, generates the first unit signal and the second unit signal.
To described first, go direct current signal and described the second method of going direct current signal to carry out amplitude units to have multiple, for example, can use amplitude units circuit to described first, to go direct current signal and described second to go direct current signal to carry out amplitude units respectively.
Fig. 1 F is amplitude unitization schematic block circuit diagram.As shown in Fig. 1 F, amplitude units circuit can consist of amplitude detector 131 and divider 132.First by amplitude detector 131, obtain the amplitude signal X corresponding with input signal Y, then by divider 132 generating output signal Z, wherein Z=Y ÷ X.
Step 104, carries out orthogonalization process to described the first unit signal and described the second unit signal, obtains the first orthogonalized signal and the second orthogonalized signal.
The first unit signal can adopt vector form to be expressed as
Figure BDA0000444444620000071
the second unit signal can adopt vector form to be expressed as
Figure BDA0000444444620000072
fig. 1 G is the orthogonalization principle schematic of vector plus-minus.As shown in Figure 1 G, with the computing of vector, can learn
Figure BDA0000444444620000081
with
Figure BDA0000444444620000082
mutually vertical, that is, constant amplitude is 90 ° with plus signal and the phase differential between cut signal of two paths of signals frequently.Therefore, can generate the plus signal of the first unit signal and the second unit signal, and the cut signal of first unit signal and the second unit signal, phase differential between plus signal and cut signal is 90 °, therefore can be using plus signal as the first orthogonalized signal, using cut signal as the second orthogonalized signal.
Can use orthogonalization circuit to carry out orthogonalization process to described the first unit signal and described the second unit signal, obtain the first orthogonalized signal and the second orthogonalized signal.Fig. 1 H is orthogonalization circuit theory diagrams.Described quadrature network can comprise a totalizer and a subtracter, wherein, utilizes totalizer for generating the plus signal of the first unit signal and described the second unit signal; Utilize subtracter for generating the cut signal of the first unit signal and described the second unit signal.
Step 105, carries out respectively amplitude units processing to described the first orthogonalized signal and described the second orthogonalized signal, generating orthogonal standardization two-way interference signal.
After orthogonalization process, the first orthogonalized signal obtaining and the second orthogonalized signal be constant amplitude no longer, therefore need to carry out respectively amplitude units to the first orthogonalized signal and the second orthogonalized signal.The first orthogonalized signal and the second orthogonalized signal are carried out to amplitude units, also can adopt amplitude unitization circuit to realize, at this, just repeat no more.
The first orthogonalized signal and described the second orthogonalized signal are being carried out respectively, after amplitude units processing, can obtaining the first output signal and the second output signal.The first output signal with the second phase of output signal quadrature, amplitude is identical and do not comprise DC component, thereby realize the quadrature standardization of two-way interference signal.
Fig. 1 I is the overall hardware circuit principle block diagram of the embodiment of the present invention.
Described the first interference signal and described the second interference signal generate the first pending signal and the second pending signal after the conditioning of basic modulate circuit 151; The first pending signal generates first and removes direct current signal after first goes DC component circuit 152 to process; The second pending signal generates second and removes direct current signal after second goes DC component circuit 153 to process; First goes direct current signal to generate the first unit signal after the first amplitude unitization circuit 154 is processed; Second goes direct current signal to generate the second unit signal after the second amplitude unitization circuit 155 is processed; The first unit signal and the second unit signal generate the first orthogonalized signal and the second orthogonalized signal after orthogonalization circuit 156 is processed; San amplitude unitization circuit carries out amplitude unitsization to the first orthogonalized signal and processes generation the first output signal; Si amplitude unitization circuit carries out amplitude unitsization to the second orthogonalized signal and processes generation the second output signal, thereby realizes the standardization of two-way interference signal quadrature.
From above-described embodiment, can find out, according to the first interference signal and the second interference signal, determine the first pending signal and the second pending signal; Described the first pending signal and described the second pending signal are carried out respectively to DC processing, generate first and go direct current signal and second to remove direct current signal; Go direct current signal and described second to go direct current signal to carry out respectively amplitude units to described first, generate the first unit signal and the second unit signal; Described the first unit signal and described the second unit signal are carried out to orthogonalization process, obtain the first orthogonalized signal and the second orthogonalized signal; Described the first orthogonalized signal and described the second orthogonalized signal are carried out respectively to amplitude units processing, realize the standardization of two-way interference signal quadrature.The present embodiment does not need to carry out analog to digital conversion or digital-to-analog conversion, and all steps can just realize by simple hardware circuit, not only regulates the fast frequency response of action high, and can effectively prevent that signal quality from declining.
Referring to Fig. 2, it is the process flow diagram of another embodiment of two-way interference signal quadrature standardized method of the present invention.This embodiment describes the process that realizes two-way interference signal quadrature in detail.
Step 201, tentatively adjusts the amplitude of described the first interference signal and DC component, generates the first first tonal signal.
Preliminary adjustment to the amplitude of the first interference signal and DC component also can be accomplished in several ways.For example, can realize the preliminary adjustment to the amplitude of the first interference signal and DC component by first demodulation circuit.
Step 202, tentatively adjusts the amplitude of described the second interference signal and DC component, generates the second first tonal signal.
The amplitude of the second interference signal and DC component are carried out to the preliminary mode of adjusting can be consistent with the mode of the amplitude of described the first interference signal and DC component being carried out to preliminary adjustment.
At this, it should be noted that, the present embodiment does not limit step 201 and the execution sequence of step 202, can first carry out wherein any one step.
Step 203, tentatively adjusts the phase place between the described first first tonal signal and the described second first tonal signal, generates described the first pending signal and described the second pending signal.
Step 204, generating with described the first pending signal phase difference is first phase lead signal of 180 °.
Step 205, generates the first DC component according to described the first pending signal and described the first phase lead signal.
Step 206, carries out DC processing according to described the first DC component to described the first pending signal, generates first and removes direct current signal.
Step 207, generating with described the second pending signal phase difference is second phase lead signal of 180 °.
Step 208, generates the second DC component according to described the second pending signal and described the second phase lead signal.
Step 209, carries out DC processing according to described the second DC component to described the second pending signal, generates second and removes direct current signal.
At this, it should be noted that, the present embodiment can first perform step 204 to step 206, then performs step 207 to step 209; Also can first perform step 207 to step 209, then perform step 204 to step 206.
Step 210, goes direct current signal to carry out amplitude units to described first and generates the first unit signal.
The first method of going direct current signal to carry out amplitude units is had multiple, for example, can use amplitude units circuit, to described second, go direct current signal to carry out amplitude units.
Step 211, goes direct current signal to carry out amplitude units to described second and generates the second unit signal.
The second method of going direct current signal to carry out amplitude units is had multiple, for example, can use amplitude units circuit, to described first, go direct current signal to carry out amplitude units.
At this, it should be noted that, the present embodiment does not limit the execution sequence between step 210 and step 211.
Step 212, generates the first orthogonalized signal, and described the first orthogonalized signal is described first to go direct current signal and described second to remove the plus signal of direct current signal.
Can use adding circuit to generate described first goes direct current signal and described second to remove the plus signal of direct current signal.Concrete process just repeats no more at this.
Step 213, generates the second orthogonalized signal, and described the second orthogonalized signal is described first to go direct current signal and described the second cut signal of removing direct current signal.
Can use subtraction circuit to generate described first and go direct current signal and described the second cut signal of removing direct current signal.Concrete process just repeats no more at this.
At this, it should be noted that, the present embodiment does not limit step 212 and the execution sequence of step 213.
Step 214, carries out amplitude units processing to described the first orthogonalized signal.
The method that described the first orthogonalized signal is carried out to amplitude units has multiple, for example, can use amplitude units circuit to carry out amplitude units to described the first orthogonalized signal.Described the first orthogonalized signal is being carried out, after amplitude units processing, can obtaining the first output signal.
Step 215, carries out amplitude units processing to described the second orthogonalized signal.
The method that described the second orthogonalized signal is carried out to amplitude units has multiple, for example, can use amplitude units circuit to carry out amplitude units to described the second orthogonalized signal.
Described the second orthogonalized signal is being carried out, after amplitude units processing, can obtaining the second output signal.The first output signal with the second phase of output signal quadrature, amplitude is identical and do not comprise DC component, thereby realize the quadrature standardization of two-way interference signal.
At this, it should be noted that, the present embodiment does not limit step 214 and the execution sequence of step 215.
From above-described embodiment, can find out, adopt the present embodiment to realize the standardization of two-way interference signal quadrature, do not need to carry out analog to digital conversion or digital-to-analog conversion, all steps can just realize by simple hardware circuit, regulate the fast frequency response of action high, and can effectively prevent that signal quality from declining.
The present embodiment, except being applied to the interference signal conditioning of optical interference circuit, also can be applied to the signal processing occasion of grating measuring displacement and angle.The realization of the present embodiment does not need to use the components and parts such as inductance, electric capacity in addition, by circuit theory, knows that the frequency response lower frequency limit of the present embodiment is 0Hz, is infinitely great in upper-bound theory, has good frequency response characteristic.Thereby can be applied to the use occasion that some are had relatively high expectations to signal condition.
Corresponding with two-way interference signal quadrature of the present invention standardized method, the present invention also provides two-way interference signal quadrature modular station.
Referring to Fig. 3 A, it is the block diagram of an embodiment of two-way interference signal quadrature modular station of the present invention.
This device comprises: input block 301, goes to 302, the first unit unit 303, direct current unit, 304, the second unit unit 305, orthogonalization unit.
Wherein, described input block 301, for determining the first pending signal and the second pending signal according to the first interference signal and the second interference signal.
Input block 301 can be directly using the first interference signal as the first pending signal, using the second interference signal as the second pending signal; Or, also can carry out preliminary conditioning generation the first pending signal and the second pending signal to the first interference signal and the second interference signal.
As shown in Figure 3 B, described input block 301 can comprise: the first initial adjustment subelement 3011, the second initial adjustment subelements 3012, phase place initial adjustment subelement 3013.
Described the first initial adjustment subelement 3011, for the amplitude of described the first interference signal and DC component are tentatively adjusted, generates the first first tonal signal; Described the second initial adjustment subelement 3012, for the amplitude of described the second interference signal and DC component are tentatively adjusted, generates the second first tonal signal; Described phase place initial adjustment subelement 3013, for the phase place between the described second first tonal signal of described first of described the first initial adjustment subelement 3011 generations the first tonal signal and described the second initial adjustment subelement 3012 generations is tentatively adjusted, generate described the first pending signal and described the second pending signal.
The described direct current unit 302 that goes, carries out respectively DC processing for described the first pending signal and described the second pending signal that described input block 301 is generated, and generates first and goes direct current signal and second to remove direct current signal.
As shown in Figure 3 C, the described direct current unit 302 that goes can comprise: the first phase lead signal generates subelement 3021, the first DC component generates subelement 3022, first removes direct current subelement 3023, the second phase lead signal generates subelement 3024, the second DC component generates subelement 3025, the second and removes direct current subelement 3026.
The first phase lead signal generates subelement 3021, for generating with described the first pending signal phase difference, is first phase lead signal of 180 °; The first DC component generates subelement 3022, for generate described the first pending signal and described first phase lead signal of subelement 3021 generations according to described the first phase lead signal, generates the first DC component; First removes direct current subelement 3023, for generate described first DC component of subelement 3022 generations according to described the first DC component, described the first pending signal is carried out to DC processing, generates first and removes direct current signal; The second phase lead signal generates subelement 3024, for generating with described the second pending signal phase difference, is second phase lead signal of 180 °; The second DC component generates subelement 3025, for generate described the second pending signal and described second phase lead signal of subelement 3024 generations according to described the second phase lead signal, generates the second DC component; Second removes direct current subelement 3026, for generate described second DC component of subelement 3025 generations according to described the second DC component, described the second pending signal is carried out to DC processing, generates second and removes direct current signal.
Described the first unit unit 303, for going described first of direct current unit 302 generations to go direct current signal and described second to go direct current signal to carry out respectively amplitude units to described, generates the first unit signal and the second unit signal.
Described orthogonalization unit 304, carries out orthogonalization process for described the first unit signal and described the second unit signal that described the first unit unit 303 is generated, and obtains the first orthogonalized signal and the second orthogonalized signal.
As shown in Figure 3 D, described orthogonalization unit 304, can comprise that the first orthogonalized signal generates subelement 3041, the second orthogonalized signals and generates subelement 3042.
The first orthogonalized signal generates subelement 3041, and for generating the first orthogonalized signal, described the first orthogonalized signal is the plus signal of described the first unit signal and described the second unit signal; The second orthogonalized signal generates subelement 3042, and for generating the second orthogonalized signal, described the second orthogonalized signal is the cut signal of described the first unit signal and described the second unit signal.
Described the second unit unit 305, carries out respectively amplitude units processing for described the first orthogonalized signal and described the second orthogonalized signal that described orthogonalization unit 304 is generated, and realizes the standardization of two-way interference signal quadrature.
From above-described embodiment, can find out, adopt the present embodiment to realize the standardization of two-way interference signal quadrature, do not need to carry out analog to digital conversion or digital-to-analog conversion, all steps can just realize by simple hardware circuit, regulate the fast frequency response of action high, and can effectively prevent that signal quality from declining.
Those skilled in the art can be well understood to the mode that technology in the embodiment of the present invention can add essential general hardware platform by software and realize.Understanding based on such, the part that technical scheme in the embodiment of the present invention contributes to prior art in essence in other words can embody with the form of software product, this computer software product can be stored in storage medium, as ROM/RAM, magnetic disc, CD etc., comprise that some instructions are with so that a computer equipment (can be personal computer, server, or the network equipment etc.) carry out the method described in some part of each embodiment of the present invention or embodiment.
Each embodiment in this instructions all adopts the mode of going forward one by one to describe, between each embodiment identical similar part mutually referring to, each embodiment stresses is the difference with other embodiment.Especially, for system embodiment, because it is substantially similar in appearance to embodiment of the method, so description is fairly simple, relevant part is referring to the part explanation of embodiment of the method.
Above-described embodiment of the present invention, does not form limiting the scope of the present invention.Any modification of doing within the spirit and principles in the present invention, be equal to and replace and improvement etc., within all should being included in protection scope of the present invention.

Claims (10)

1. a two-way interference signal quadrature standardized method, is characterized in that, described method comprises:
According to the first interference signal and the second interference signal, determine the first pending signal and the second pending signal;
Described the first pending signal and described the second pending signal are carried out respectively to DC processing, generate first and go direct current signal and second to remove direct current signal;
Go direct current signal and described second to go direct current signal to carry out respectively amplitude units to described first, generate the first unit signal and the second unit signal;
Described the first unit signal and described the second unit signal are carried out to orthogonalization process, obtain the first orthogonalized signal and the second orthogonalized signal;
Described the first orthogonalized signal and described the second orthogonalized signal are carried out respectively to amplitude units processing, realize the standardization of two-way interference signal quadrature.
2. the method for claim 1, is characterized in that, describedly according to the first interference signal and the second interference signal, determines that the first pending signal and the second pending signal comprise:
Described the first interference signal and described the second interference signal are tentatively nursed one's health, generated described the first pending signal and described the second pending signal.
3. method as claimed in claim 2, is characterized in that, described described the first interference signal and described the second interference signal is tentatively nursed one's health, and generates described the first pending signal and described the second pending signal comprises:
The amplitude of described the first interference signal and DC component are tentatively adjusted, generated the first first tonal signal;
The amplitude of described the second interference signal and DC component are tentatively adjusted, generated the second first tonal signal;
Phase place between the described first first tonal signal and the described second first tonal signal is tentatively adjusted, generated described the first pending signal and described the second pending signal.
4. the method as described in claims 1 to 3 any one claim, is characterized in that, described described the first pending signal and described the second pending signal is carried out respectively to DC processing, generates first and goes direct current signal and second to go direct current signal to comprise:
Generate with described the first pending signal phase difference is first phase lead signal of 180 °;
According to described the first pending signal and described the first phase lead signal, generate the first DC component;
According to described the first DC component, described the first pending signal is carried out to DC processing, generate first and remove direct current signal;
Generate with described the second pending signal phase difference is second phase lead signal of 180 °;
According to described the second pending signal and described the second phase lead signal, generate the second DC component;
According to described the second DC component, described the second pending signal is carried out to DC processing, generate second and remove direct current signal.
5. the method as described in claim 1 to 4 any one claim, is characterized in that, described described the first unit signal and described the second unit signal is carried out to orthogonalization process, obtains the first orthogonalized signal and the second orthogonalized signal comprises:
Generate the first orthogonalized signal, described the first orthogonalized signal is the plus signal of described the first unit signal and described the second unit signal;
Generate the second orthogonalized signal, described the second orthogonalized signal is the cut signal of described the first unit signal and described the second unit signal.
6. a two-way interference signal quadrature modular station, is characterized in that, described device comprises:
Input block, for determining the first pending signal and the second pending signal according to the first interference signal and the second interference signal;
Go to direct current unit, for described the first pending signal and described the second pending signal that described input block is generated, carry out respectively DC processing, generate first and go direct current signal and second to remove direct current signal;
The first unit unit, for going described first of direct current unit generation to go direct current signal and described second to go direct current signal to carry out respectively amplitude units to described, generates the first unit signal and the second unit signal;
Orthogonalization unit, carries out orthogonalization process for described the first unit signal and described the second unit signal that described the first unit unit is generated, and obtains the first orthogonalized signal and the second orthogonalized signal;
The second unit unit, carries out respectively amplitude units processing for described the first orthogonalized signal and described the second orthogonalized signal that described orthogonalization unit is generated, and realizes the standardization of two-way interference signal quadrature.
7. device as claimed in claim 6, is characterized in that,
Described input block, for described the first interference signal and described the second interference signal are tentatively nursed one's health, generates described the first pending signal and described the second pending signal.
8. device as claimed in claim 7, is characterized in that, described input block comprises:
The first initial adjustment subelement, for the amplitude of described the first interference signal and DC component are tentatively adjusted, generates the first first tonal signal;
The second initial adjustment subelement, for the amplitude of described the second interference signal and DC component are tentatively adjusted, generates the second first tonal signal;
Phase place initial adjustment subelement, for the phase place between the described second first tonal signal of described first of described the first initial adjustment subelement generation the first tonal signal and described the second initial adjustment subelement generation is tentatively adjusted, generate described the first pending signal and described the second pending signal.
9. the device as described in claim 6 to 8 any one claim, is characterized in that, described in go to direct current unit to comprise:
The first phase lead signal generates subelement, for generating with described the first pending signal phase difference, is first phase lead signal of 180 °;
The first DC component generates subelement, for generate described the first pending signal and described first phase lead signal of subelement generation according to described the first phase lead signal, generates the first DC component;
First removes direct current subelement, for generate described first DC component of subelement generation according to described the first DC component, described the first pending signal is carried out to DC processing, generates first and removes direct current signal;
The second phase lead signal generates subelement, for generating with described the second pending signal phase difference, is second phase lead signal of 180 °;
The second DC component generates subelement, for generate described the second pending signal and described second phase lead signal of subelement generation according to described the second phase lead signal, generates the second DC component;
Second removes direct current subelement, for generate described second DC component of subelement generation according to described the second DC component, described the second pending signal is carried out to DC processing, generates second and removes direct current signal.
10. the device as described in claim 6 to 9 any one claim, is characterized in that, described orthogonalization unit comprises:
The first orthogonalized signal generates subelement, and for generating the first orthogonalized signal, described the first orthogonalized signal is the plus signal of described the first unit signal and described the second unit signal;
The second orthogonalized signal generates subelement, and for generating the second orthogonalized signal, described the second orthogonalized signal is the cut signal of described the first unit signal and described the second unit signal.
CN201310717911.1A 2013-12-23 2013-12-23 The orthogonal standardized method of two-way interference signal and device Active CN103630164B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310717911.1A CN103630164B (en) 2013-12-23 2013-12-23 The orthogonal standardized method of two-way interference signal and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310717911.1A CN103630164B (en) 2013-12-23 2013-12-23 The orthogonal standardized method of two-way interference signal and device

Publications (2)

Publication Number Publication Date
CN103630164A true CN103630164A (en) 2014-03-12
CN103630164B CN103630164B (en) 2016-11-16

Family

ID=50211448

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310717911.1A Active CN103630164B (en) 2013-12-23 2013-12-23 The orthogonal standardized method of two-way interference signal and device

Country Status (1)

Country Link
CN (1) CN103630164B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050259268A1 (en) * 2004-05-21 2005-11-24 Schluchter W C Heterodyne laser interferometer for measuring wafer stage translation
CN101686087A (en) * 2008-09-27 2010-03-31 中国科学院半导体研究所 Wavelength demodulation system and method based on two outputs of a 3 x 3 coupler
CN101713685A (en) * 2009-12-03 2010-05-26 北京理工大学 Phase compensation method of passive homodyne quadrature demodulation technology
CN201499170U (en) * 2009-09-01 2010-06-02 武汉光迅科技股份有限公司 Standard-base structure differential quadrature phase shifting leying type decomodulator

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050259268A1 (en) * 2004-05-21 2005-11-24 Schluchter W C Heterodyne laser interferometer for measuring wafer stage translation
CN101686087A (en) * 2008-09-27 2010-03-31 中国科学院半导体研究所 Wavelength demodulation system and method based on two outputs of a 3 x 3 coupler
CN201499170U (en) * 2009-09-01 2010-06-02 武汉光迅科技股份有限公司 Standard-base structure differential quadrature phase shifting leying type decomodulator
CN101713685A (en) * 2009-12-03 2010-05-26 北京理工大学 Phase compensation method of passive homodyne quadrature demodulation technology

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
高宏堂: "《2.5维大范围纳米激光干涉测长信号处理子***的研究》", 《中国优秀硕士学位论文全文数据库工程科技I辑》, 15 August 2007 (2007-08-15) *

Also Published As

Publication number Publication date
CN103630164B (en) 2016-11-16

Similar Documents

Publication Publication Date Title
Rektorys The method of discretization in time and partial differential equations
Su Analog filters
Liu et al. Non-asymptotic fractional order differentiator for a class of fractional order linear systems
Zakhor et al. Reconstruction of two-dimensional signals from level crossings
CN111609792B (en) Phase delay compensation method in PGC phase demodulation method
CN104320112B (en) A kind of accurate adjustable two-way clock generation circuit of phase place
Koton et al. Fractional-order low-and high-pass filters using UVCs
RU104402U1 (en) FUNCTIONAL GENERATOR
RU2534939C1 (en) Function generator
CN104849569B (en) Dielectric loss measuring method
CN103630164A (en) Orthogonal standardization method and device for double-path interference signals
RU2541147C1 (en) Function generator
RU108247U1 (en) FUNCTIONAL GENERATOR
CN203596803U (en) Frequency compensation device
Yang Teaching phase-sensitive demodulation for signal conditioning to undergraduate students
Yifei et al. A recursive net-grid-type analog fractance circuit for any order fractional calculu
San-Um et al. Highly Complex Chaotic System with Piecewise Linear Nonlinearity and Compound Structures.
CN109923840A (en) Phase analysis circuit
RU2582557C1 (en) Function generator
CN105277780A (en) Voltage zero-crossing point obtaining method and device
CN107340419B (en) MC1496 amplitude modulation AC/DC voltage superposition coefficient determination method
CN102768627A (en) Analog watch hand implementation method and device and electronic equipment with analog clock
CN108982966A (en) Harmonic phase angle analysis method based on linear correction algorithm
Singh Survey paper on Hilbert transform with its applications in signal processing
RU163230U1 (en) AC VOLTAGE TRANSMITTER

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant