CN103580689A - Self-adaptation locking method for stabilizing phase-locked loop in short time - Google Patents
Self-adaptation locking method for stabilizing phase-locked loop in short time Download PDFInfo
- Publication number
- CN103580689A CN103580689A CN201310569123.2A CN201310569123A CN103580689A CN 103580689 A CN103580689 A CN 103580689A CN 201310569123 A CN201310569123 A CN 201310569123A CN 103580689 A CN103580689 A CN 103580689A
- Authority
- CN
- China
- Prior art keywords
- frequency
- locked loop
- short time
- adaptation locking
- self
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention provides a self-adaptation locking method for stabilizing a phase-locked loop in short time. According to the self-adaptation locking method, an optimum tuning curve of a voltage-controlled oscillator in a frequency synthesizer can be fast set, and therefore the self-adaptation locking method is an algorithm through which the frequency synthesizer is fast locked in the target frequency, and the frequency synthesizer locked time is shortened. The self-adaptation locking method mainly comprises the following steps that counting is carried out on the crossover frequency and the reference frequency, the subtraction arithmetic is carried out the two counting results, the difference value is converted into codes of the target curve, the codes are output to the voltage-controlled oscillator, whether the calculated codes excess the scale or not is judged, and a corresponding response is given.
Description
Technical field
The present invention relates to electronic technology field, for the phase-locked loop of transceiver provides a kind of for stable self adaptation locking means of the short time of phase-locked loop, can apply Direct Conversion transceiver, super-heterodyne transceiver, heterodyne transceiver etc., be particularly useful for requirement Rapid Establishment systems stabilisation, fast switch communication channel, fast frequency hopping just as etc. require the occasion of quick lock in.
Background technology
Along with the communication technology, especially the develop rapidly of mobile communication technology and computing technique, the frequency synthesizer with quick lock in has become one of the study hotspot in Circuits and Systems field, and its main Rapid Establishment is stablized frequency, fast the advantage such as switching frequency channel, quick corresponding system change.
The application of the adaptive algorithm in the method is very extensive, is mainly used in frequency synthesizer and carries out frequency synthesis accurately, fast frequency switching of corresponding, the frequency synthesizer fast of frequency synthesizer etc.
Adaptive algorithm has been invented very early.This adaptive algorithm successfully solved radio communication without many difficult problems, particularly at fast frequency-hopped frequency etc., require quick response and the system of Rapid Establishment and locking time.Deng being subject in the last few years the particularly fast development of integrated circuit of electronics industry, the monolithic system that target call adaptive circuit can integrated formation volume be less together with frequency synthesizer, power consumption is lower, with better function cheaply.
In traditional Adaptable System, big or small dichotomy is the common method of adaptive algorithm based on the comparison, as shown in Figure 1.In upper this algorithm, after frequency is counted, count value size relatively just, by counting size, to qualitatively judge which frequency large, and which frequency is little.After judging frequency size, by dichotomy, carry out tuning curve and move.The shortcoming of this method is: (1) only judges which frequency of reference frequency and crossover frequency is large qualitatively, the exact value of judging both frequency differences (2) that can not be quantitative need to relatively judge by dichotomy repeatedly, can be just that frequency synthesizer volume is selected best tuning curve, often carry out a dichotomy and will carry out a frequency counting judgement, make total frequency synthesis time length of side, lose the advantage of quick lock in.
Summary of the invention
(1) technical problem that will solve:
In view of this, the object of the invention is after a frequency counting can be quantitative know crossover frequency and reference frequency frequency-splitting between the two, and this difference is carried out to Mathematical treatment, finally calculate the scheme of the optimal tuning curve code at target lock-on frequency place, the frequency synthesizer being obtained by this scheme, can effectively reduce the time consuming in frequency synthesis process, greatly improve switching time and the response speed of system.
(2) technical scheme
Figure 2 shows that provided by the invention a kind of for stable self adaptation locking means of the short time of phase-locked loop.Its specifically the process of having a try be:
A first external circuit provides an enabling signal, and after obtaining enabling signal, algorithm is that the modules in implementation process carries out initialization, and initialization mainly comprises zero clearing, input tuning curve code etc.
B secondly, after initialization completes, to two of phase frequency detector in frequency synthesizer input signals, count, and supposes that its count value is respectively by crossover frequency and reference frequency
with
Then c does subtraction by above-mentioned two count values, obtains count difference value
, and judgement
with
which is larger
Next d will
be converted into the code difference of the tuning curve between current frequency synthesizer operating frequency and target operating frequency
Then e obtains according to c step
with
size information, adds or subtracts computing the code of current frequency tuning curves, obtains the tuning curve code of aim curve, and exports to voltage controlled oscillator
Add or subtract computing and can treat according to the definition difference of different system.But target is after final frequency tuning curve is selected, frequency synthesizer can be realized target frequency locking accurately
Whether the tuning curve code that f judgement calculates is within the scope of tuning curve code.If do not gone beyond the scope, algorithm complete operation, and export best curve code, the signal of algorithm is closed in output; If gone beyond the scope, output error symbol, represent that target frequency is not in the working range of frequency synthesizer, and the signal of algorithm is closed in output so.
Accompanying drawing explanation
The size based on the comparison that Fig. 1 is traditional and the quick lock in algorithm of dichotomy;
A kind of quick lock in adaptive algorithm for phase-locked loop that Fig. 2 invents herein.
Claims (5)
1. for a stable self adaptation locking means of the short time of phase-locked loop, its operating procedure comprises:
(1) crossover frequency and reference frequency are counted
(2) two count results are done to difference operation
(3) difference is converted to the code of aim curve, and export to voltage controlled oscillator
(4) code that calculates of judgement no to scale whether, and make respective response.
2. according to claim 1 a kind of for stable self adaptation locking means of the short time of phase-locked loop, its feature is, crossover frequency and reference frequency are counted.
3. according to claim 1 a kind of for stable self adaptation locking means of the short time of phase-locked loop, its feature is, it is poor that the count value of crossover frequency and reference frequency is done.
4. according to claim 1 a kind of for stable self adaptation locking means of the short time of phase-locked loop, its feature is, the count difference value of crossover frequency and reference frequency is converted to the code of aim curve, and exports to voltage controlled oscillator.
5. according to claim 1 a kind of for stable self adaptation locking means of the short time of phase-locked loop, its feature is, the aim curve code calculating carried out to the whether judgement of no to scale, and judged result is made to corresponding judgement.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310569123.2A CN103580689A (en) | 2013-11-15 | 2013-11-15 | Self-adaptation locking method for stabilizing phase-locked loop in short time |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310569123.2A CN103580689A (en) | 2013-11-15 | 2013-11-15 | Self-adaptation locking method for stabilizing phase-locked loop in short time |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103580689A true CN103580689A (en) | 2014-02-12 |
Family
ID=50051745
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310569123.2A Pending CN103580689A (en) | 2013-11-15 | 2013-11-15 | Self-adaptation locking method for stabilizing phase-locked loop in short time |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103580689A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104300973A (en) * | 2014-10-21 | 2015-01-21 | 中国电子科技集团公司第四十一研究所 | Method for avoiding large-span lock losing of phase-locked loop |
| WO2020006989A1 (en) * | 2018-07-06 | 2020-01-09 | Shenzhen GOODIX Technology Co., Ltd. | Fast wakeup for crystal oscillator |
-
2013
- 2013-11-15 CN CN201310569123.2A patent/CN103580689A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104300973A (en) * | 2014-10-21 | 2015-01-21 | 中国电子科技集团公司第四十一研究所 | Method for avoiding large-span lock losing of phase-locked loop |
| WO2020006989A1 (en) * | 2018-07-06 | 2020-01-09 | Shenzhen GOODIX Technology Co., Ltd. | Fast wakeup for crystal oscillator |
| US10594325B2 (en) | 2018-07-06 | 2020-03-17 | Shenzhen GOODIX Technology Co., Ltd. | Fast wakeup for crystal oscillator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9735952B2 (en) | Calibration of dynamic error in high resolution digital-to-time converters | |
| CN101911494B (en) | Phase-locked loop with self-correcting phase-to-digital transfer function | |
| US9520890B1 (en) | Dual digital to time converter (DTC) based differential correlated double sampling DTC calibration | |
| US8515374B2 (en) | PLL circuit, and radio communication apparatus equipped with same | |
| RU2018101470A (en) | FREQUENCY SYNTHESIZER WITH ULTRA LOW PHASE NOISE | |
| US11212017B2 (en) | Phase-locked loop (PLL) calibration | |
| US8008979B2 (en) | Frequency synthesizer and radio transmitting apparatus | |
| US9379719B1 (en) | Phase locked loop device | |
| CN103580689A (en) | Self-adaptation locking method for stabilizing phase-locked loop in short time | |
| US10680619B2 (en) | Digital phase locked loop frequency estimation | |
| CN105024692A (en) | Clock generation circuit with dual phase-locked loops | |
| Yu et al. | Fast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting | |
| CN103326718B (en) | A kind of rf chain of rubidium frequency standard | |
| CN112838862A (en) | Broadband radio frequency signal frequency detection and tracking device based on all-digital phase-locked loop | |
| CN104333378A (en) | Fast phase locking low-noise signal generator and signal generation method | |
| CN103647549A (en) | Calibration error reduction method for phase-locked loop | |
| US8363703B2 (en) | System and method for phase detection | |
| Rehman et al. | An ultra-low-power 2.4 GHz all-digital phase-locked loop with injection-locked frequency multiplier and continuous frequency tracking | |
| US20120063520A1 (en) | Semiconductor integrated circuit, radio communication device and time to digital converter | |
| CN102638262A (en) | Miniature phase-locked frequency synthesizer | |
| Ishak et al. | A fast digital phase frequency detector with preset word frequency searching in ADPLL for a UHF RFID reader | |
| CN104410414B (en) | Signal control device and method based on the relaxation time | |
| WO2013138713A2 (en) | Generating and routing a sub-harmonic of a local oscillator signal | |
| Winterstein et al. | A digital PLL based downmix and phase detection unit for retro-directive antenna systems | |
| CN104393870A (en) | Loop tuning algorithm applied to automatic frequency control system (AFC) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20140212 |