CN103427767A - Layout design method for double-balance passive frequency mixer - Google Patents
Layout design method for double-balance passive frequency mixer Download PDFInfo
- Publication number
- CN103427767A CN103427767A CN2012101612167A CN201210161216A CN103427767A CN 103427767 A CN103427767 A CN 103427767A CN 2012101612167 A CN2012101612167 A CN 2012101612167A CN 201210161216 A CN201210161216 A CN 201210161216A CN 103427767 A CN103427767 A CN 103427767A
- Authority
- CN
- China
- Prior art keywords
- passive mixers
- signal
- balanced passive
- pair
- design method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Superheterodyne Receivers (AREA)
- Transceivers (AREA)
Abstract
The invention relates to the field of communication and discloses a layout design method for a double-balance passive frequency mixer. Through overall arrangement of a layout, an active tube is placed in the middle of the layout generating a circuit branch signal, and technology angle matching of an active circuit is achieved. Capacitors are placed on the two sides by the adoption of a finger-inserting structure, and technology matching of the capacitors is achieved. Furthermore, when RF signal lines and an LO signal line are intersected perpendicularly, stray capacitance is reduced, local oscillator leakage is reduced, and the influences, on the sensitivity performance of a receiver, of generation of mismatch of direct current can be further weakened. On the premise that the area, power consumption and cost of a chip are not increased, the performance of the double-balance passive frequency mixer is improved, and the sensitivity of a communication system is improved. Preferably, and closing of an I circuit and a Q circuit is kept so that the mismatch of an I signal and a Q signal which are orthogonal due to technology deviation can be reduced.
Description
Technical field
The present invention relates to the communications field, particularly the two balanced passive mixers in receiving system.
Background technology
China Mobile multimedia broadcasting (China Mobile Multimedia Broadcasting, be called for short " CMMB ") be the system of the first set of domestic independent research towards multiple mobile terminals such as mobile phone, notebook computers, utilize the S-band signal to realize that " world " one covers, whole nation roaming, support 25 cover TVs and 30 cover broadcast programs.On October 24th, 2006, SARFT(The State Administration of Radio and Television) formally promulgates China Mobile multimedia broadcasting (being commonly called as mobile TV) industry standard, determines the Mobile Multimedia Broadcasting industry standard that adopts China's independent research.China Mobile multimedia broadcasting has been stipulated in the broadcasting service frequency range, frame structure, the Channel Coding and Modulation of mobile multimedia broadcast system broadcast channel signal transmission, standard is applicable to the 30MHz broadcasting service frequency interior to the 3000MHz frequency range, via satellite and/or the broadcast system of the multi-media signals such as terrestrial wireless emission TV, broadcast, data message, can realize whole nation roaming.
In current CMMB mobile phone wireless communication products, receiver system adopts zero-if architecture basically, because zero-if architecture is that radiofrequency signal is direct down-conversion-to to base band, advantage has a lot, particularly simple in structure, cost is low, and image signal is self, does not have the mirror image of super-heterodyne architecture to suppress problem.
Yet also there is its shortcoming in zero-if architecture, as the IQ branch road does not mate and the problems such as direct current mismatch, the direct current mismatch particularly caused because of domain, will cause signal demodulation normally.In current prior art, main solution is by continuing to increase the frequency mixer pipe sizing, has reduced mismatch (mismatch) problem.
But, by strengthening the frequency mixer pipe sizing to reduce the scheme of mismatch, inevitably will cause the product area to increase, power consumption increases, and the problems such as cost increase, reduced properties of product.
Summary of the invention
The object of the present invention is to provide the layout design method of a kind of pair of balanced passive mixers, with the matching degree of the active circuit technological angle that guarantees frequency mixer, thereby avoid producing the problem of direct current mismatch, improve the performance of two balanced passive mixers.
For solving the problems of the technologies described above, embodiments of the present invention provide the layout design method of a kind of pair of balanced passive mixers, and this pair of balanced passive mixers comprises input matching network, mixer core frequency-converter tube, baseband signal sampling transistor;
In the domain of described pair of balanced passive mixers, the active switch pipe that generates tributary signal is positioned over to the domain centre position that generates this tributary signal, the electric capacity that generates this tributary signal is adopted to insert refer to that structure is positioned over the both sides of active circuit;
Described tributary signal comprises I road signal and Q road signal.
Embodiment of the present invention in terms of existing technologies, by laying out pattern, is placed on active pipe in the domain centre position that generates this tributary signal, realizes active circuit process corner coupling, and electric capacity adopts to insert and refers to that structure is placed on both sides, realizes capacitance process angle coupling.Be one of reason produced the direct current mismatch due to the technique mismatch, therefore, by the coupling active circuit, can effectively control the generation of direct current mismatch, thereby improve the performance of two balanced passive mixers.And the change of the position relationship on domain by active switch pipe and electric capacity, to guarantee active circuit technological angle coupling, without strengthening the frequency mixer pipe sizing, thereby guaranteed the little advantage of overall applicability chip area.
Further, in the domain of two balanced passive mixers, resistance and electric capacity adopt to insert and refer to structure, further to guarantee technologic difference symmetry.
Further, in the domain of two balanced passive mixers, by rf signal line (RF holding wire) and crossing local oscillation signal line (LO holding wire), be set to intersect vertically.By RF holding wire and LO holding wire are intersected vertically, can effectively reduce the parasitic capacitance between LO holding wire and RF holding wire, thereby reduce local oscillator leakage, improve the linearity.Be also one of reason produced the direct current mismatch due to local oscillator leakage, therefore, on the basis of guaranteeing active circuit technological angle coupling, reduce local oscillator leakage, can further avoid the generation of direct current mismatch.Under the prerequisite that does not increase chip area, power consumption and cost, improve the performance of two balanced passive mixers, improve the sensitivity of communication system.
Further, in the domain of two balanced passive mixers, the distance between rf signal line and disjoint local oscillation signal line, be greater than default thresholding.Preferably, between rf signal line and disjoint local oscillation signal line, the ultimate range that keeps domain to allow.By keep vertical relation when the RF holding wire intersects with the LO holding wire, while not intersecting, keep at a distance as far as possible, further to reduce the parasitic capacitance of RF holding wire and LO holding wire, and then guarantee to solve the problem of local oscillator leakage, avoid the direct current mismatch.
Further, two balanced passive mixers can also comprise embedded filters, can be further the input signal of this pair of balanced passive mixers be disturbed to inhibition by embedded filters, thereby guarantee the accuracy of restituted signal.
Further, in the domain of two balanced passive mixers, the components and parts that produce I road signal are put with the components and parts adjacent row arranged side by side who produces Q road signal, and the components and parts of generation I road signal keep symmetrical with the components and parts that produce Q road signal.Components and parts by will produce I road signal are put with the components and parts adjacent row arranged side by side who produces Q road signal, can keep the IQ two-way close, and IQ keeps absolute symmetry, cause the mismatch of quadrature IQ signal further to reduce process deviation.
The accompanying drawing explanation
Fig. 1 is the structural representation according to the linear passive frequency mixer of the two balances in first embodiment of the invention;
Fig. 2 is the structural representation according to two balanced passive mixers of Embedded Filter in first embodiment of the invention;
Fig. 3 is the layout design schematic diagram according to the two balanced passive mixers in first embodiment of the invention;
Fig. 4 is the layout design schematic diagram according to the two balanced passive mixers in second embodiment of the invention.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, below in conjunction with accompanying drawing, the embodiments of the present invention are explained in detail.Yet, persons of ordinary skill in the art may appreciate that in each execution mode of the present invention, in order to make the reader understand the application better, many ins and outs have been proposed.But, even without these ins and outs and the many variations based on following each execution mode and modification, also can realize each claim of the application technical scheme required for protection.
The first execution mode of the present invention relates to the layout design method of a kind of pair of balanced passive mixers, can be applied in the radio frequency chip front end system of CMMB mobile TV.Specifically, the linear passive frequency mixer of two balances as shown in Figure 1, supposes that the amplifier input keeps the virtual earth state, and M1-M4 is operated in linear zone.In this frequency mixer, the filtering that operational amplifier forms/amplifying circuit is the filtering high-frequency signal on the one hand, on the other hand output current is converted to voltage (amplifying across resistance), and by the base band output voltage.
Two balanced passive mixers that present embodiment relates to as shown in Figure 2, include embedded filters, make this frequency mixer not only radiofrequency signal can be down-converted to baseband signal, can also be suppressed being with outer interference simultaneously.As shown in Figure 2, this pair of balanced passive mixers (Mixer) is by mixer core frequency-converter tube 1, embedded filters (as resistance capacitance RC filter) 2, and baseband signal sampling transistor 3 forms.BBN in Fig. 2 means the output of baseband signal negative terminal, and BBP means the output of baseband signal anode, and RFP means the output of radiofrequency signal anode, and RFN means the output of radiofrequency signal negative terminal, and LON means the output of local oscillation signal negative terminal, and LOP means the output of local oscillation signal anode.In the present embodiment, in the domain of this pair of balanced passive mixers, the active switch pipe that generates tributary signal is positioned over to the domain centre position that generates this tributary signal, the large electric capacity that generates this tributary signal is adopted to insert refer to that structure is positioned over the both sides of active circuit, as shown in Figure 3.Wherein, tributary signal comprises I road signal and Q road signal.In addition, in order to guarantee the difference symmetry, resistance (R) and electric capacity (C) adopt to insert and refer to structure.Because components and parts such as generating the required active switch pipe of I/Q road signal (as PMOS pipe or NMOS pipe), large electric capacity belong to the known technology of this area, do not repeat them here.
It will be understood by those skilled in the art that the domain centre position that generates this tributary signal by active pipe is placed on, large electric capacity is placed on both sides, can guarantee active circuit technological angle coupling.And due to the technique mismatch, be one of reason produced the direct current mismatch, therefore, by guaranteeing active circuit technological angle coupling, can effectively control the generation of direct current mismatch, thereby improve the performance of two balanced passive mixers.And, by the change of the position relationship of active switch Guan Yuda electric capacity on domain, to guarantee active circuit technological angle coupling, without strengthening the frequency mixer pipe sizing, thereby guaranteed the little advantage of overall applicability chip area.
In addition, it is worth mentioning that, in the domain of two balanced passive mixers as shown in Figure 3, by rf signal line (RF holding wire) and crossing local oscillation signal line (LO holding wire), be set to intersect vertically; Distance between RF holding wire and disjoint LO holding wire, be greater than default thresholding.Preferably, between RF holding wire and disjoint LO holding wire, the ultimate range that keeps domain to allow.
Because the local oscillator leakage in frequency mixer (LO leakage) can cause local oscillation signal and local oscillation signal self mixing, it is also one of reason caused the direct current mismatch.And the main cause of local oscillator leakage is the parasitic capacitance decision between LO holding wire and RF holding wire, therefore, the key that solves local oscillator leakage is the parasitic capacitance that will reduce between LO and RF.And, by keep vertical relation when the RF holding wire intersects with the LO holding wire, while not intersecting, keep at a distance, can effectively reduce the parasitic capacitance between LO holding wire and RF holding wire, thereby reduce local oscillator leakage, improve the linearity. as far as possible
That is to say, present embodiment is on the basis of guaranteeing active circuit technological angle coupling, by keep vertical relation when the RF holding wire intersects with the LO holding wire, while not intersecting, keep at a distance as far as possible, further avoided the generation of direct current mismatch, under the prerequisite that does not increase chip area, power consumption and cost, improve the performance of two balanced passive mixers, improved the sensitivity of communication system.
And, because two balanced passive mixers of present embodiment also include embedded filters, thereby can disturb to the input signal of this pair of balanced passive mixers inhibition, guaranteed the accuracy of restituted signal.
The second execution mode of the present invention relates to the layout design method of a kind of pair of balanced passive mixers.The second execution mode has been done further improvement on the basis of the first execution mode, and main improvements are: in second embodiment of the invention, also need to keep the IQ two-way close, the mismatch caused to reduce process deviation, and absolute symmetry.
Specifically, as shown in Figure 4, in the domain of two balanced passive mixers of present embodiment, the components and parts that produce I road signal are put with the components and parts adjacent row arranged side by side who produces Q road signal, and the components and parts that produce I road signal keep symmetrical with the components and parts that produce Q road signal.
It will be appreciated by those skilled in the art that, relative the first execution mode, two balanced passive mixers of present embodiment not only can solve the problem that direct current be excuse me, but I must be leaving now, can also further optimize the unmatched problem of IQ branch road, well solved the deficiency of zero intermediate frequency scheme from the angle of domain, there is project organization simple, the domain symmetry, LO and RF minimal parasitic electric capacity, better performances, low in energy consumption, the advantage such as the overall applicability chip area is little, improve systematic function, made the mixer solution of high-performance Embedded Filter function be achieved.
Persons of ordinary skill in the art may appreciate that the respective embodiments described above are to realize specific embodiments of the invention, and in actual applications, can do various changes to it in the form and details, and without departing from the spirit and scope of the present invention.
Claims (8)
1. the layout design method of two balanced passive mixers, described pair of balanced passive mixers comprises input matching network, mixer core frequency-converter tube, baseband signal sampling transistor, it is characterized in that,
In the domain of described pair of balanced passive mixers, the active switch pipe that generates tributary signal is positioned over to the domain centre position that generates this tributary signal, the electric capacity that generates this tributary signal is adopted to insert refer to that structure is positioned over the both sides of active circuit;
Described tributary signal comprises I road signal and Q road signal.
2. the layout design method of according to claim 1 pair of balanced passive mixers, is characterized in that,
In the domain of described pair of balanced passive mixers, resistance and electric capacity adopt to insert and refer to structure.
3. the layout design method of according to claim 1 pair of balanced passive mixers, is characterized in that,
In the domain of described pair of balanced passive mixers, by rf signal line and crossing local oscillation signal line, be set to intersect vertically.
4. the layout design method of according to claim 1 pair of balanced passive mixers, is characterized in that,
In the domain of described pair of balanced passive mixers, the distance between rf signal line and disjoint local oscillation signal line, be greater than default thresholding.
5. the layout design method of according to claim 3 pair of balanced passive mixers, is characterized in that,
Between described rf signal line and described disjoint local oscillation signal line, the ultimate range that keeps domain to allow.
6. the layout design method of according to claim 1 pair of balanced passive mixers, is characterized in that, described pair of balanced passive mixers also comprises embedded filters.
7. the layout design method of according to claim 6 pair of balanced passive mixers, is characterized in that,
Described embedded filters is resistance capacitance RC filter.
8. according to the layout design method of described pair of balanced passive mixers of any one in claim 1 to 7, it is characterized in that,
In the domain of described pair of balanced passive mixers, the components and parts that produce I road signal are put with the components and parts adjacent row arranged side by side who produces Q road signal, and the components and parts of generation I road signal keep symmetrical with the components and parts that produce Q road signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210161216.7A CN103427767B (en) | 2012-05-18 | 2012-05-18 | Layout design method for double-balance passive frequency mixer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210161216.7A CN103427767B (en) | 2012-05-18 | 2012-05-18 | Layout design method for double-balance passive frequency mixer |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103427767A true CN103427767A (en) | 2013-12-04 |
CN103427767B CN103427767B (en) | 2016-12-14 |
Family
ID=49652044
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210161216.7A Active CN103427767B (en) | 2012-05-18 | 2012-05-18 | Layout design method for double-balance passive frequency mixer |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103427767B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018010261A1 (en) * | 2016-07-12 | 2018-01-18 | 成都泰格微波技术股份有限公司 | 2-4 ghz gaas passive double-balanced mixer chip and design method therefor |
CN113676138A (en) * | 2021-08-23 | 2021-11-19 | 电子科技大学 | High-spurious suppression passive multi-local-oscillation frequency mixer |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102474260A (en) * | 2009-07-01 | 2012-05-23 | 高通股份有限公司 | Low power lo distribution using a frequency-multiplying subharmonically injection-locked oscillator |
-
2012
- 2012-05-18 CN CN201210161216.7A patent/CN103427767B/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102474260A (en) * | 2009-07-01 | 2012-05-23 | 高通股份有限公司 | Low power lo distribution using a frequency-multiplying subharmonically injection-locked oscillator |
Non-Patent Citations (1)
Title |
---|
潘兆琳: ""低噪声零中频混频器"", 《中国优秀硕士学位论文全文数据库(电子期刊)信息科技辑》 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018010261A1 (en) * | 2016-07-12 | 2018-01-18 | 成都泰格微波技术股份有限公司 | 2-4 ghz gaas passive double-balanced mixer chip and design method therefor |
CN113676138A (en) * | 2021-08-23 | 2021-11-19 | 电子科技大学 | High-spurious suppression passive multi-local-oscillation frequency mixer |
CN113676138B (en) * | 2021-08-23 | 2023-04-18 | 电子科技大学 | High-spurious suppression passive multi-local-oscillation frequency mixer |
Also Published As
Publication number | Publication date |
---|---|
CN103427767B (en) | 2016-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101212441B (en) | Method and system for processing signal in communication system | |
CN110784179B (en) | Double-balance FET mixer | |
US8311477B2 (en) | High-frequency switching circuit and radio communication device | |
CN201075398Y (en) | Ku frequency band four-local oscillator two-way output low noise frequency demultiplier | |
CN112491364A (en) | Millimeter wave CMOS quadrature mixer circuit | |
CN103986419A (en) | Short-wave broadband double balanced mixer | |
CN104467686A (en) | Low-power-consumption and low-noise frequency mixer | |
KR100974574B1 (en) | Resistive frequency mixer and signal processing method using by it | |
CN102638227A (en) | Ultra-wideband mixer circuit with on-chip active balun | |
Byeon et al. | A high linearity, image/LO-rejection I/Q up-conversion mixer for 5G cellular communications | |
CN114826162A (en) | 5G millimeter wave dual-band dual-mode mixer and wireless communication terminal | |
US7567131B2 (en) | Device for ultra wide band frequency generating | |
CN103457618B (en) | Radio frequency chip front-end system and signal processing method thereof | |
CN103427767A (en) | Layout design method for double-balance passive frequency mixer | |
EP4315605A1 (en) | Polyphase filter with interphase coupling | |
CN203399199U (en) | Universal tuner and digital television receiver system | |
CN101710831B (en) | DAB receiver radio-frequency (RF) front-end with high image rejection ratio | |
CN106209158A (en) | A kind of carrier leak based on UHF rfid interrogator eliminates system | |
Zhu et al. | A millimeter-wave fundamental and subharmonic hybrid CMOS mixer for dual-band applications | |
CN101820508A (en) | Radio frequency front end circuit of single-ended transfer difference of digital mobile television receiver tuner | |
US10057093B2 (en) | Using common mode local oscillator termination in single-ended commutating circuits for conversion gain improvement | |
CN205017274U (en) | Microwave frequency conversion merit parallel circuit | |
CN203457234U (en) | A low-noise block downconverter | |
CN204272096U (en) | Two-way frequency down-converts control circuit | |
CN108880477B (en) | Be applied to mixer on Gilbert of LTE MTC electric power thing networking |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |