CN103365234A - Voltage controlled current signal generator of solar cell array simulator - Google Patents
Voltage controlled current signal generator of solar cell array simulator Download PDFInfo
- Publication number
- CN103365234A CN103365234A CN2013103512219A CN201310351221A CN103365234A CN 103365234 A CN103365234 A CN 103365234A CN 2013103512219 A CN2013103512219 A CN 2013103512219A CN 201310351221 A CN201310351221 A CN 201310351221A CN 103365234 A CN103365234 A CN 103365234A
- Authority
- CN
- China
- Prior art keywords
- output terminal
- links
- input end
- converter
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Supply And Distribution Of Alternating Current (AREA)
- Control Of Electrical Variables (AREA)
- Dc-Dc Converters (AREA)
Abstract
The invention relates to a voltage controlled current signal generator of a solar cell array simulator. The voltage controlled current signal generator comprises an FPGA (Field Programmable Gate Array) controller, wherein the input/output end of the FPGA controller is connected with the input/output end of a DSP (Digital Signal Processor) controller, and the output end of the FPGA controller is connected with the input end of a D/A (Digital to Analog) converter; the output end of the D/A converter is connected with the input end of a power adjusting circuit through a signal processing circuit; the output end of the power adjusting circuit is respectively connected with the input ends of a current sampling circuit and an address generator; the output end of the current sampling circuit is connected with the input end of the signal processing circuit; and the output end of the address generator is connected with the input end of the FPGA controller. According to the invention, the FPGA controller is used as a master control chip; compared with a single chip microcomputer and the DSP controller, the FPGA controller has extremely high frequency, almost has no signal delay links in a control circuit, and can be used for effectively increasing the dynamic response speed of the system; and the voltage controlled current signal generator has a higher application value in the design of the solar cell array simulator.
Description
Technical field
The present invention relates to the generation control field of solar battery array simulator reference signal, especially a kind of voltage controlled current signal generator of solar battery array simulator.
Background technology
The solar battery array simulator utilizes Circuits System to simulate the output characteristics that actual institute wants the solar battery array that obtains, and the simulated behavior of high-power complex illumination situation adopts numeric type solar battery array simulator, and its basic circuit topology is seen Fig. 1.Because following the variation of output voltage, the output current of solar cell changes, therefore the design of solar battery array simulator is voltage-controlled current source of design in essence, take output current as controlled quentity controlled variable, power circuit is carried out closed-loop control, thereby the characteristic that realizes complexity is simulated accurately.As shown in Figure 1, system is take power converter 1 as hardware platform, in the output characteristics of the solar battery array of output simulation under various varying environment conditions that makes power converter under the effect of dsp controller.The core control function of system is finished by dsp controller, makes up voltage controlled current signal generator 2 with A/D converter, D/A converter and dsp controller, realizes simulator programming simulation function by the programmable features of reference signal Ir.For realizing good output accuracy and real time and dynamic energy, require reference signal to have dynamic property and the stable state accuracy of real-Time Tracking Control.The design of the voltage controlled current signal generator of the reference signal that as seen, produce high precision, responds fast is the key link in the numeric type solar battery array Simulator design.
The design of tradition voltage controlled current signal generator adopts lookup table mode to realize that whole control procedure is finished by dsp controller.For improving real-time control performance, the numerically controlled algorithm of simplification that must be to a certain degree reduces the calculated amount in the controller, but will certainly reduce the tracking control accuracy like this, thereby need the operand of reasonable distribution primary controller, can weigh design at output accuracy and dynamic real-time.The solar battery array simulator will be realized good closed-loop control and real-time analog functuion, accurate sampling, good filtering and complicated control mode need to be arranged, adopt above-mentioned method for designing, the operand of dsp controller is excessive, system response time is slow, real-time is lower, can't satisfy the fast dynamic response requirement of the high precision output of solar battery array simulator, needs to adopt new implementation.
Summary of the invention
The object of the present invention is to provide a kind of voltage controlled current signal generator of solar battery array simulator of the reference signal that can export high precision, respond fast.
For achieving the above object, the present invention has adopted following technical scheme: a kind of voltage controlled current signal generator of solar battery array simulator, comprise the FPGA controller, its input/output terminal links to each other with the input/output terminal of dsp controller, its output terminal links to each other with the input end of D/A converter, the output terminal of D/A converter links to each other with the input end of power adjusting circuit by signal processing circuit, the output terminal of power adjusting circuit respectively with current sampling circuit, the input end of address generator links to each other, the output terminal of current sampling circuit links to each other with the input end of signal processing circuit, and the output terminal of address generator links to each other with the input end of FPGA controller.
The input/output terminal of described dsp controller has the PC of user-defined solar battery array I/V curve tables to link to each other by interface circuit and internal memory.
Described address generator is comprised of voltage sample circuit and A/D converter, the input end of voltage sample circuit links to each other with the output terminal of power adjusting circuit, the output terminal of voltage sample circuit links to each other with the input end of A/D converter, and the output terminal of A/D converter links to each other with the input end of FPGA controller.
Described FPGA controller adopts the XC2V250 chip, the FPGA controller is comprised of time-sequence control module, A/D control module, wave memorizer RAM, D/A control module and control bus interface module, the output terminal of described control bus interface module links to each other with the input end of time-sequence control module, A/D control module, D/A control module respectively, and the output terminal of described time-sequence control module links to each other with the input end of A/D control module, wave memorizer RAM, D/A control module respectively.
The input/output terminal of described control bus interface module links to each other with the input/output terminal of dsp controller.
The input end of described A/D control module links to each other with the output terminal of A/D converter, and described A/D converter adopts the AD7666 chip.
The output terminal of described D/A control module links to each other with the input end of D/A converter, and described D/A converter adopts the AD5551 chip.
As shown from the above technical solution, the present invention adopts the FPGA controller as main control chip, compares the very high frequency of FPGA controller with dsp controller with single-chip microcomputer, in control circuit, almost do not have the signal delay link, Effective Raise the dynamic responding speed of system; In addition, the present invention directly changes Voltage-output through A/D converter, obtains numeral output, as the address of current reference table, carries out meter reading.With the data of reading, through the D/A converter conversion, obtain current reference, adjust constant-current control circuit, significantly reduced the complicacy of control.Therefore, the present invention has good using value in the design of solar battery array simulator.
Description of drawings
Fig. 1 is the circuit block diagram of existing numeric type solar battery array simulator.
Fig. 2 is circuit block diagram of the present invention.
Fig. 3 is the circuit block diagram of FPGA controller among the present invention.
Fig. 4 is the circuit diagram of switching frequency test circuit of the present invention.
Fig. 5 is the measured transient response waveform figure of Fig. 4.
Embodiment
A kind of voltage controlled current signal generator of solar battery array simulator, comprise FPGA controller 3, its input/output terminal links to each other with the input/output terminal of dsp controller, its output terminal links to each other with the input end of D/A converter, the output terminal of D/A converter links to each other with the input end of power adjusting circuit by signal processing circuit, the output terminal of power adjusting circuit respectively with current sampling circuit, the input end of address generator 4 links to each other, the output terminal of current sampling circuit links to each other with the input end of signal processing circuit, and the output terminal of address generator 4 links to each other with the input end of FPGA controller 3.As shown in Figure 2.Current reference value is processed by signal processing circuit, carry out the error comparison process with output current, regulate electric current output through power adjusting circuit, realize closed-loop control, the working point of simulator is dropped on the solar battery array output I/V family curve that will simulate.
As shown in Figure 2, the input/output terminal of described dsp controller has the PC of user-defined solar battery array I/V curve tables to link to each other by interface circuit and internal memory.Described address generator 4 is comprised of voltage sample circuit and A/D converter, the input end of voltage sample circuit links to each other with the output terminal of power adjusting circuit, the output terminal of voltage sample circuit links to each other with the input end of A/D converter, and the output terminal of A/D converter links to each other with the input end of FPGA controller 3.The solar battery array I/V curve tables of dsp controller download user definition, the solar battery array output I/V family curve of simulating is carried out discretize, contrast relationship according to voltage and current is made form, and current value is transferred to FPGA controller 3, be stored among the wave memorizer RAM.Voltage sample circuit and A/D converter form address generator 4, after voltage sample circuit collects voltage signal, send into A/D converter and be converted to corresponding digital quantity signal, contact potential series is sent among the wave memorizer RAM after will quantizing, wave memorizer RAM is carried out addressing, this sequence corresponds to corresponding address, and the corresponding data in address are exactly the quantized sequences of current reference signal.Because these data are digital quantity, so be converted into current reference value through the D/A converter again.When output voltage changes, address generator 4 get the corresponding change of location data, can from wave memorizer RAM, take out thus corresponding current reference value.
As shown in Figure 3, described FPGA controller 3 adopts the XC2V250 chip, FPGA controller 3 is comprised of time-sequence control module, A/D control module, wave memorizer RAM, D/A control module and control bus interface module, the output terminal of described control bus interface module links to each other with the input end of time-sequence control module, A/D control module, D/A control module respectively, and the output terminal of described time-sequence control module links to each other with the input end of A/D control module, wave memorizer RAM, D/A control module respectively.The input/output terminal of described control bus interface module links to each other with the input/output terminal of dsp controller, and the input end of described A/D control module links to each other with the output terminal of A/D converter, and the output terminal of described D/A control module links to each other with the input end of D/A converter.Described A/D converter adopts the AD7666 chip, and described D/A converter adopts the AD5551 chip.
As shown in Figure 3, the control bus interface module be responsible for that communication, data between FPGA controller 3 and the dsp controller connects and dsp controller to the control of FPGA controller 3, dsp controller by the control bus interface module to FPGA controller 3 internal modules inputs reading and writing, initialization, begin the control signal such as collection, and I/V family curve table is transferred to FPGA controller 3.Sequential logic and the sample frequency of time-sequence control module control FPGA controller 3 inside, sampling clock is got by FPGA controller 3 major clock frequency divisions, and sampling clock can carry out corresponding modify according to the instruction that dsp controller sends in the native system simultaneously.A/D control module control A/D converter, can select different sample modes according to the control signal that dsp controller sends, under the continuous sampling pattern, the voltage data that collects is tabled look-up as the address, take out corresponding current reference amount from wave memorizer RAM, under the control of D/A control module, finish the D/A conversion.Be to reduce the control to FPGA controller 3 external resources, wave memorizer RAM uses the RAM that carries in 3 of the FPGA controllers.Because the processing speed of FPGA controller 3 from the speed of ram in slice reading out data much larger than dsp controller, so the system transients performance greatly improves.
Below in conjunction with Fig. 2,3 the present invention is further illustrated.
The present invention take require the Current Control precision as 0.1%, the highest switching frequency of system's adjustment is that 50kHz is example:
Adopt the VHDL language to design, take full advantage of the memory resource of FPGA controller 3 inside, select the wave memorizer RAM of FPGA controller 3 inside as data-carrier store, the storaging current reference data can realize quick table lookup function.
The figure place of A/D converter and slewing rate have determined solar battery array simulator Control of Voltage precision and control rate to a certain extent.The present invention adopts 16 A/D converter AD7666 of ANALOG DEVICES company, and its switching rate is 500kSPS.For 16 A/D, quantize 65536 grades of progression, as seen, the voltage measurement precision of system can reach very high.
The figure place of D/A converter and slewing rate determine Current Control precision and control rate.The present invention adopts the input of 14 bit serial, the Voltage-output D/A converter AD5551 of ANALOG DEVICES company, and its maximum clock speed is 25MHz.
Model machine circuit stable state output current test data the results are shown in Table 1 among the present invention:
Table 1 stable state output current test data
As can be seen from Table 1, the maximum error of Current Control is 0.077%, illustrates that circuit has preferably control accuracy.
Be the adjustment characteristic of test macro at the 50kHz switching frequency, adopt the transient response of switching frequency test circuit test macro as shown in Figure 4, Fig. 5 is test result, and wherein passage 2 is power tube V1 control signal, and passage 1 is the model machine output voltage waveforms.
As seen, circuit can be realized the rapid adjustment of 50kHz, adopts the present invention, can make the solar battery array simulator have good transient state adjustment capability.
Claims (7)
1. the voltage controlled current signal generator of a solar battery array simulator, it is characterized in that: comprise FPGA controller (3), its input/output terminal links to each other with the input/output terminal of dsp controller, its output terminal links to each other with the input end of D/A converter, the output terminal of D/A converter links to each other with the input end of power adjusting circuit by signal processing circuit, the output terminal of power adjusting circuit respectively with current sampling circuit, the input end of address generator (4) links to each other, the output terminal of current sampling circuit links to each other with the input end of signal processing circuit, and the output terminal of address generator (4) links to each other with the input end of FPGA controller (3).
2. the voltage controlled current signal generator of solar battery array simulator according to claim 1, it is characterized in that: the input/output terminal of described dsp controller has the PC of user-defined solar battery array I/V curve tables to link to each other by interface circuit and internal memory.
3. the voltage controlled current signal generator of solar battery array simulator according to claim 1, it is characterized in that: described address generator (4) is comprised of voltage sample circuit and A/D converter, the input end of voltage sample circuit links to each other with the output terminal of power adjusting circuit, the output terminal of voltage sample circuit links to each other with the input end of A/D converter, and the output terminal of A/D converter links to each other with the input end of FPGA controller (3).
4. the voltage controlled current signal generator of solar battery array simulator according to claim 3, it is characterized in that: described FPGA controller (3) adopts the XC2V250 chip, FPGA controller (3) is by time-sequence control module, the A/D control module, wave memorizer RAM, D/A control module and control bus interface module form, the output terminal of described control bus interface module respectively with time-sequence control module, the A/D control module, the input end of D/A control module links to each other, the output terminal of described time-sequence control module respectively with the A/D control module, wave memorizer RAM, the input end of D/A control module links to each other.
5. the voltage controlled current signal generator of solar battery array simulator according to claim 4, it is characterized in that: the input/output terminal of described control bus interface module links to each other with the input/output terminal of dsp controller.
6. the voltage controlled current signal generator of solar battery array simulator according to claim 4, it is characterized in that: the input end of described A/D control module links to each other with the output terminal of A/D converter, and described A/D converter adopts the AD7666 chip.
7. the voltage controlled current signal generator of solar battery array simulator according to claim 4, it is characterized in that: the output terminal of described D/A control module links to each other with the input end of D/A converter, and described D/A converter adopts the AD5551 chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310351221.9A CN103365234B (en) | 2013-08-13 | 2013-08-13 | The voltage controlled current signal generator of solar battery array simulator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310351221.9A CN103365234B (en) | 2013-08-13 | 2013-08-13 | The voltage controlled current signal generator of solar battery array simulator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103365234A true CN103365234A (en) | 2013-10-23 |
| CN103365234B CN103365234B (en) | 2016-04-20 |
Family
ID=49366812
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310351221.9A Active CN103365234B (en) | 2013-08-13 | 2013-08-13 | The voltage controlled current signal generator of solar battery array simulator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103365234B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106787789A (en) * | 2016-11-10 | 2017-05-31 | 易事特集团股份有限公司 | Output voltage outer ring computational methods and device in the output power network outer shroud control of solar battery array simulator |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110273163A1 (en) * | 2010-05-04 | 2011-11-10 | Jungerman Roger L | Solar monitor for solar device |
| US20120053867A1 (en) * | 2010-08-24 | 2012-03-01 | Atonometrics, Inc. | System and methods for high-precision string-level measurement of photovoltaic array performance |
| CN202818132U (en) * | 2012-07-10 | 2013-03-20 | 深圳市菊水皇家科技有限公司 | Solar battery simulator |
| CN103116118A (en) * | 2013-01-29 | 2013-05-22 | 东华大学 | Digital photovoltaic array imitator system based on look-up table |
| CN103235250A (en) * | 2013-04-11 | 2013-08-07 | 合肥工业大学 | Photovoltaic array I-V characteristic testing device and testing method thereof |
| CN203405695U (en) * | 2013-08-13 | 2014-01-22 | 中国电子科技集团公司第四十一研究所 | Voltage controlled current signal generator of solar battery array simulator |
-
2013
- 2013-08-13 CN CN201310351221.9A patent/CN103365234B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110273163A1 (en) * | 2010-05-04 | 2011-11-10 | Jungerman Roger L | Solar monitor for solar device |
| US20120053867A1 (en) * | 2010-08-24 | 2012-03-01 | Atonometrics, Inc. | System and methods for high-precision string-level measurement of photovoltaic array performance |
| CN202818132U (en) * | 2012-07-10 | 2013-03-20 | 深圳市菊水皇家科技有限公司 | Solar battery simulator |
| CN103116118A (en) * | 2013-01-29 | 2013-05-22 | 东华大学 | Digital photovoltaic array imitator system based on look-up table |
| CN103235250A (en) * | 2013-04-11 | 2013-08-07 | 合肥工业大学 | Photovoltaic array I-V characteristic testing device and testing method thereof |
| CN203405695U (en) * | 2013-08-13 | 2014-01-22 | 中国电子科技集团公司第四十一研究所 | Voltage controlled current signal generator of solar battery array simulator |
Non-Patent Citations (4)
| Title |
|---|
| 刘杨 等: "基于TMS320F2812的太阳能电池阵列模拟器设计", 《信息通信》, no. 118, 31 December 2012 (2012-12-31), pages 16 - 17 * |
| 师宇腾: "太阳能光伏阵列模拟器的研究", 《中国优秀硕士学位论文全文数据库工程科技Ⅱ辑》, no. 10, 30 October 2012 (2012-10-30) * |
| 朱菊 等: "基于DSP控制的光伏电池阵列模拟器的研究", 《电测与仪表》, vol. 50, no. 565, 30 June 2013 (2013-06-30) * |
| 王付胜 等: "数字式光伏阵列模拟器的研究", 《太阳能学报》, vol. 33, no. 3, 31 March 2012 (2012-03-31), pages 494 - 499 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106787789A (en) * | 2016-11-10 | 2017-05-31 | 易事特集团股份有限公司 | Output voltage outer ring computational methods and device in the output power network outer shroud control of solar battery array simulator |
| CN106787789B (en) * | 2016-11-10 | 2019-04-02 | 易事特集团股份有限公司 | Solar battery array simulator exports output voltage outer ring calculation method and device in power grid outer loop control |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103365234B (en) | 2016-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103942372B (en) | Active power distribution network transient state real-time simulation multi tate interface method based on FPGA | |
| CN203405695U (en) | Voltage controlled current signal generator of solar battery array simulator | |
| CN102507994B (en) | Power signal source capable of providing frequency division dynamic waveforms | |
| CN108448631A (en) | The Dynamic Phasors modeling method that power distribution network is accessed containing distributed generation resource based on model reduction | |
| CN205982345U (en) | Intelligence load numerical control resistance box | |
| CN107122562B (en) | Active power distribution network real-time simulator serial communication method based on multiple FPGA | |
| CN106844900B (en) | Method for setting up electromagnetic transient simulation system | |
| CN103365234B (en) | The voltage controlled current signal generator of solar battery array simulator | |
| CN103605030A (en) | Chip and method for measuring power quality | |
| CN106125033B (en) | A kind of voltage and current synchronism classification error testing system | |
| CN106294892B (en) | A method of judging MMC numerical model analysis simulated power interface stability | |
| CN205038324U (en) | The DC load's automatic loading device | |
| Sheikh et al. | Real-time simulation of microgrid and load behavior analysis using fpga | |
| CN104931776A (en) | Architectural energy consumption item metering system and method based on virtual fusion technology | |
| CN203881932U (en) | Test system for dynamic characteristic of electric energy meter | |
| CN203720258U (en) | Voltage and current transient signal high-speed synchronous data sampling device | |
| CN203587685U (en) | Voltage-adaptive three-phase multifunctional electric energy meter | |
| Wang et al. | A new design method for solar energy harvesting system based on neural network | |
| CN202351387U (en) | Photovoltaic cell array simulation system | |
| CN210745111U (en) | Programmable memristor emulator | |
| CN213875999U (en) | Digital direct current electric energy meter calibration device | |
| CN103698562B (en) | A kind of electronic load device and emulation mode thereof | |
| CN203535207U (en) | Modularized three-phase instrument calibrating device for smart grid | |
| Chen et al. | The design of power quality calibrator based on FPGA | |
| CN107330231B (en) | Control system real-time simulation framework design method based on FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190318 Address after: 266000 No. 98 Xiangjiang Road, Huangdao District, Qingdao City, Shandong Province Patentee after: China Electronics Technology Instrument and Meter Co., Ltd. Address before: 233006 Mailbox 101, 726 Zhengzheng Road, Bengbu City, Anhui Province Patentee before: The 41st Institute of CETC |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 266000 No. 98 Xiangjiang Road, Huangdao District, Qingdao City, Shandong Province Patentee after: CLP kesiyi Technology Co.,Ltd. Address before: 266000 No. 98 Xiangjiang Road, Huangdao District, Qingdao City, Shandong Province Patentee before: CHINA ELECTRONIC TECHNOLOGY INSTRUMENTS Co.,Ltd. |