CN103260023A - Image encoding/decoding system and image encoding/decoding method - Google Patents
Image encoding/decoding system and image encoding/decoding method Download PDFInfo
- Publication number
- CN103260023A CN103260023A CN201210040770XA CN201210040770A CN103260023A CN 103260023 A CN103260023 A CN 103260023A CN 201210040770X A CN201210040770X A CN 201210040770XA CN 201210040770 A CN201210040770 A CN 201210040770A CN 103260023 A CN103260023 A CN 103260023A
- Authority
- CN
- China
- Prior art keywords
- binary bit
- unit
- side information
- image
- crossfire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Image Processing (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The invention provides an image encoding/decoding system and an image encoding/decoding method. The image encoding/decoding system comprises a main encoding unit, a first storage unit, a second storage unit and a binary arithmetic encoding unit. The main encoding unit comprises a binary valuing unit, and is used for carrying out encoding/compressing on source data and outputting a binary stream and side information. The first storage unit is used for temporarily storing the binary stream generated by the main encoding unit. The second storage unit is used for temporarily storing the side information generated by the main encoding unit. The binary arithmetic encoding unit is coupled to the first storage unit and the second storage unit. The binary arithmetic encoding unit is used for referring to the side information, converting the binary stream to a code stream and outputting the code stream.
Description
Technical field
The disclosure relates to a kind of encoding/decoding image system and its method.
Background technology
In recent years, along with the pursuit of people for picture quality, the data volume of view data and resolution have apparent lifting.Image Compression develops especially with rapid changepl. never-ending changes and improvementsly, in the hope of the images with high image quality data compression being transmitted and storage with convenient.In multiple image compression system, entropy coding (Entropy Coding) by the probability table, rationally compresses data, is indispensable a kind of compress technique.In entropy coding, the coding method that is widely known by the people most is exactly huffman coding (Huffman Coding), its with data via specific probability construction Hofman tree (Huffman Tree) to encode.But because this kind coded system, each symbol represents with integer, can't reach limit compression ratio in fact.
Therefore, in order to improve its shortcoming, invention arithmetic coding (Arithmetic Coding) again at present.Arithmetic coding has many kinds of forms, wherein, binary bit arithmetic coding (Binary Arithmetic Coding), in image compression system, be widely used, the adjustable binary bit arithmetic coding of the more famous content as H.264 (Context-based Adaptive Binary Arithmetic Coding, CABAC) and the tree-shaped coding of VP8 (Tree Coding).
Be that example illustrates with CABAC, the basic compression process of CABAC mainly is divided into 2 parts, and one is binary bit value (Binarization), and another is BAC (binary arithmetic coding, binary bit arithmetic coding).Two evolution values are converted to the value of the syntactic element that produces in the compression process (Syntax Element) by 1 with the 0 binary bit crossfire that constitutes (Binary String).For instance, two values are respectively 5 and 7, via U-shaped binary bit value (U-Binarization), then produce 111110 and 11111110 two evolution crossfires respectively, this two crossfire being contacted is 11111011111110 again, is the binary bit result.Below just lift the method for a kind of binary bit value among the CABAC, CABAC has the method for a variety of binary bit values certainly, does not just add to give unnecessary details at this.The binary bit arithmetic coding converts the binary bit crossfire that produces to code stream (Bitstream).In the calculating process of this binary bit arithmetic coding, because the relation of data dependency (Data Dependency) in a coding circulation, can only consume a binary bit value.
Can be known that by above narration by the hardware viewpoint, the throughput of binary bit value (throughput) is also big more than the binary bit arithmetic coding, mainly be because the binary bit arithmetic coding has data dependency.In binary bit value process, for each syntactic element, available lookup table mode comes generation 1 or a plurality of binary bit value in once circulating.But binary bit arithmetic coding, each circulation can only be handled a binary bit value.So in present real way, the hardware cycle number of (hardware cycle) treatable binary bit value just is restricted.So use the bottleneck of the coding/decoding system of BAC to be the throughput of binary bit arithmetic coding/decoding.
Summary of the invention
Disclosure embodiment is relevant for a kind of encoding/decoding image system and its method, and it breaks away from the pipeline scheduling operation with entropy coding (Entropy Coding).
According to an embodiment of the present disclosure, propose a kind of image encoding system, comprising: a main coding unit comprises a binary bit value unit, output one binary bit crossfire after this main coding unit comes source data to encode/compress to one, a side information is also exported in this main coding unit; One first memory cell, temporary this binary bit crossfire that is produced by this main coding unit; One second memory cell, temporary this side information that is produced by this main coding unit; And a binary bit arithmetic coding unit, be coupled to this first with this second memory cell, this binary bit arithmetic coding unit is exported after converting this binary bit crossfire to a code stream with reference to this side information.
According to another embodiment of the present disclosure, a kind of image decode system is proposed, comprising: a binary bit arithmetic decoding unit becomes a binary bit crossfire and a side information with a code stream decoding; One first memory cell, temporary this binary bit crossfire that is produced by this binary bit arithmetic decoding unit; One second memory cell, temporary this side information that is produced by this binary bit arithmetic decoding unit; And a main decoder unit, comprise binary bit value unit, this side information of this main decoder elements reference and with this binary bit crossfire decoding, to produce an output image signal.
According to another embodiment of the present disclosure, a kind of method for encoding images is proposed, comprising: output one binary bit crossfire after coming source data to encode/compress to; Come source data to export a side information according to this; Temporary this binary bit crossfire; Temporary this side information; And export after converting this binary bit crossfire to a code stream with reference to this side information.
According to a more embodiment of the present disclosure, a kind of picture decoding method is proposed, comprising: a code stream decoding is become a binary bit crossfire and a side information; Temporary this binary bit crossfire; Temporary this side information; And with reference to this side information with the decoding of this binary bit crossfire, to produce an output image signal.
For there is better understanding the above-mentioned and other aspect to the application, embodiment cited below particularly, and conjunction with figs. are described in detail below:
Description of drawings
Fig. 1 shows the functional block diagram according to the image encoding system of the disclosure one embodiment.
Fig. 2 shows the functional block diagram according to the main coding unit of the image encoding system of present embodiment.
Fig. 3 A (known technology) shows the flow chart according to the pipeline scheduling operation of image encoding system (small memory) when encoding of known technology.
Fig. 3 B shows the flow chart according to the pipeline scheduling operation of image encoding system (small memory) when encoding of present embodiment.
Fig. 4 A (known technology) shows the flow chart according to the pipeline scheduling operation of image encoding system (large memories) when encoding of known technology.
Fig. 4 B shows the flow chart according to the pipeline scheduling operation of image encoding system (large memories) when encoding of present embodiment.
Fig. 5 shows the function square of the image decode system of another embodiment of the application.
[main element symbol description]
100: image encoding system 110: the main coding unit
120: binary bit crossfire memory 130: side information-storing device
140:BAC coding unit 111: binary bit value unit
211～213: macro zone block pipeline scheduling memory
215: motion estimation/action computing unit
217: intra-frame prediction unit 219: image reconstruction unit
221: remove module unit 223: the picture temporary storage location
500: image decode system 510: the main decoder unit
520: binary bit crossfire memory 530: side information-storing device
540:BAC decoding unit 511: go to binary bit value unit
Embodiment
In the embodiment of the present application, for increasing efficient and solving the problem that is caused by macro zone block pipeline scheduling (macro-block pipeline), so entropy coding (Entropy Coding) breaks away from the scheduling of macro zone block pipeline.For convenience of description, the image encoding system of specification is that example explains to beneath embodiment to meet H.264, but when knowing that the application is not limited to this.Those skilled in the art's foundation description of the present disclosure is when knowing how this changes/be applied to other encoding/decoding image specifications.
Now please refer to Fig. 1.Fig. 1 shows the functional block diagram according to the image encoding system 100 of the disclosure one embodiment.Image encoding system 100 comprises: main coding unit 110, binary bit crossfire memory (binary string memory) 120, side information-storing device (side information memory) 130 and BAC coding unit 140.Main coding unit 110 comprises binary bit value unit (binarization unit) 111.Image encoding system 100 is used the binary bit arithmetic coding.
After 110 pairs of main coding unit come source data SRC to encode, output binary bit crossfire BSR (binary string).According to different image coding/decoding specifications, the main composition of main coding unit 110 and operation thereof may be different.
Binary bit crossfire memory 120 is in order to the temporary binary bit crossfire BSR that is produced by main coding unit 110, and the binary bit crossfire BSR that is kept in is exported to BAC coding unit 140.
Side information-storing device 130 is in order to the temporary side information SI (Side Information) that is produced by main coding unit 110, and the side information SI that is kept in is exported to BAC coding unit 140.Side information-storing device 130 is placed the decoding information needed.
For example, in H.264, the binary bit arithmetic coding is from macro zone block header (MB Header).So the decoded information that 140 pairs of binary bit crossfires of BAC coding unit BSR decoding back produces may have only the later data of macro zone block header.For decoding or coding can be carried out smoothly, need be positioned at macro zone block header information before, as the header of cutting into slices (Slice Header), image parameters collection (PPS, Picture Parameter Set), sequence parameter set (SPS, Seuence Parameter Set) etc. at least one or its combination in any, these information are called as side information, and it is placed in the side information-storing device 130.In H.264, image parameters collection and sequence parameter set are important parameter collection (Parameter Set).(Picture Parameter Set PPS) comprises all frag infos that same picture is interior to the image parameters collection, and sequence parameter set then comprises the relevant information of all relevant sequence of pictures.
In the present embodiment, though Fig. 1 shows that binary bit crossfire memory 120 and side information-storing device 130 are external memory storages of main coding unit 110, but in other possibilities of the application embodiment, binary bit crossfire memory 120 and/or side information-storing device 130 can be the internal storages of main coding unit 110, and this is all in the application's spirit scope.
That is when coding (compression), main coding unit 110 is not directly to obtain code stream BST, but future, source data changed into binary bit crossfire BSR earlier.Main coding unit 110 passes to binary bit crossfire memory 120 and side information-storing device 130 respectively with binary bit crossfire BSR and side information SI, and main coding unit 110 just continues coding.The work that binary bit crossfire BSR is converted to code stream BST is to be done by BAC arithmetic coding unit 140.
Fig. 2 shows the functional block diagram according to the main coding unit 110 of the image encoding system 100 of present embodiment.In the present embodiment, for the part of entropy coding, main coding unit 110 will carry out binary bit value (Binarization) to data, and afterwards binary bit crossfire BSR and the needed side information SI that encodes of gained export in memory 120 and 130.Fig. 2 meets H.264 for example explains, when knowing that present embodiment is not limited to this.Those skilled in the art are when being learnt that the application can extend to other image compression/coding specifications by the application's spirit, scope and disclosure.In addition, Fig. 2 is based on macro zone block pipeline scheduling framework, when knowing that present embodiment is not limited to this.
Macro zone block pipeline scheduling memory 211～213 is that main coding system 110 is in carrying out macro zone block pipeline scheduling operation process, in order to the memory of temporal data.Because present embodiment is macro zone block pipeline scheduling framework, so between function element 215,217,219 and 221, place macro zone block pipeline scheduling memory 211～213.These memories 211～213rd share, and representative is under this framework, because the relation of data dependency, in the time of beginning to compress next macro zone block (Macroblock), must wait until that all function element finish the thing of current macro zone block.
Motion estimation/action computing unit 215 can reduce burdensome (temporal redundancy) between picture.Owing to its correlation is arranged between the continuous pictures, so, can utilize square comparison (Block-Matching) to find out action vector between the continuous pictures, afterwards to the action vector coding and be sent to the rear end.
In the image compression field, so-called " picture " is to add that by background (Back Scene) scenery (Object Scene) is constituted.Background in the picture and scenery cut into both macro zone blocks of sizing according to its position by image compressor, compress processing one by one.Because the theme that image is handled mostly is natural things, therefore the background tone of most pictures is single, and the quantity of scenery is also few.The background tone is single, and the adjacent macro zone block that expression is positioned at the background position has approximate pixel value.And the adjacent block in the scenery zone also may have approximate pixel value.So the adjacent macro zone block in the picture has approximate pixel value.So, the approximate skill that improves compression ratio of sentencing of looking for, comparing and eliminate between the macro zone block is called the intra-frame prediction coding.And intra-frame prediction refers to that known (the separating) pixel around utilizing is predicted according to different angles.
219 pairs of motion estimation of the image reconstruction unit/result of action computing unit 215 and the result of intra-frame prediction unit 217 come the reconstructed image picture.
Remove the image frame after module unit 221 is rebuild for image reconstruction unit 219, eliminate issuable mosaic in the compression encoding process, so that the standard image quality to be provided.
Picture after removing piece then is temporary in the picture temporary storage location 223.The picture of being kept in the picture temporary storage location 223 can input to motion estimation/action computing unit 215, with the reference picture as the square comparison.
The result that the 111 pairs of image reconstruction unit 219 in binary bit value unit are exported and the needed shelves headers (Header Information) of encoding are encoded and the binary bit value.And binary bit value unit 111 outputs to side information-storing device 130 with the shelves header, binary bit value result is outputed to binary bit crossfire memory 120, to finish the action of coding.
In the present embodiment, the action in main coding unit 110 is to adopt the pipeline scheduling, but the BAC encoding operation is not adopted the pipeline scheduling.The reason of doing like this and benefit such as: (1) is because similar the tabling look-up of the practice of binary bit value, so this part time that can not cost a lot of money can not caused the burden of compressibility.(2) as a rule, bearing retry is BAC.In the present embodiment, the BAC design in another one module (that is BAC coding unit 140 is not within main coding unit 110), can be maximized the efficient of BAC like this.Its reason is, can wish when hardware designs, and all function element institute's time spents are to approach or even the same, so just not can because of certain function element do slow especially, and have influence on the usefulness of integral body.Under some special content (content), inhomogeneous binary bit crossfire distribution (Non-homogeneous bin distribution) can take place, make BAC can produce very big drop in each macro zone block institute's time spent of compression, very fast in the time of fast, very slow in the time of slow.Such characteristic is very big for the injury of macro zone block pipeline scheduling framework.So, if can avoid this situation, just might improve system effectiveness.(3) generally speaking, binary bit crossfire BSR is changed into about 1～4 times of the compression efficiency of code stream BST, this data transfer rate (data rate) that represents binary bit crossfire BSR is 1～4 times of the data transfer rate of code stream BST.Therefore can be less for the size of access binary bit crossfire memory 120 needed frequency ranges or binary bit crossfire memory 120.
Illustrate that now the embodiment of the present application is compared to the advantage of known technology.Fig. 3 A (known technology) shows the flow chart according to the pipeline scheduling operation of image encoding system (small memory) when encoding of known technology.Fig. 3 B shows the flow chart according to the pipeline scheduling operation of image encoding system (small memory) when encoding of present embodiment.Fig. 4 A (known technology) shows the flow chart according to the pipeline scheduling operation of image encoding system (large memories) when encoding of known technology.Fig. 4 B shows the flow chart according to the pipeline scheduling operation of image encoding system (large memories) when encoding of present embodiment.
Please refer to Fig. 3 A and Fig. 3 B.Fig. 3 A shows conventional architectures, and the entropy coding comprises binary bit value value and BAC, that is to say that binary bit value value and BAC will finish, and the entropy coding just can be considered to be finished.So, can be found out that by Fig. 3 A the entropy coding can influence finishing of whole traditional images coding.
As shown in Figure 2, main coding unit 110 comprises the pipeline scheduling framework of level Four, wherein the first order comprises " receipt source data SRC ", the second level comprises ME/MC (motion estimation/action is calculated) unit 215 and intra-frame prediction unit 217, the third level comprises image reconstruction unit 219, and the fourth stage comprises module unit 221 and binary bit value unit 111.In Fig. 3 B, according to the image encoding system of present embodiment, binary bit value and BAC separately handle.When the entropy sign indicating number is organized in the 0th the macro zone block MB0 that handles the 0th two field picture (frame) F0, image reconstruction unit 219 is at the 1st the macro zone block MB1 that handles the 0th two field picture F0, and ME/MC unit 215 and 2nd the macro zone block MB2 of intra-frame prediction unit 217 at processing the 0th two field picture F0.
Because be the pipeline scheduling, so, handle the slowest unit by the time and finish, end is just calculated in the processing of this MB.With Fig. 3 A, be that entropy coding flower maximum duration is also finished the most slowly to the pipelineization of the 0th macro zone block MB0, so all will finishing the entropy coding of the 0th macro zone block MB0 by the time, other unit could continue the next macro zone block MB1 of processing.All the other can be by that analogy.
But with Fig. 3 B, in the embodiment of the present application, suppose that binary bit crossfire memory 120 and side information-storing device 130 are low capacity.Because the embodiment of the present application is split up into binary bit value unit 111 and 140 two separate phases of BAC coding unit with the entropy coding.So in the embodiment of the present application, if the binary bit value of entropy coding is finished, binary bit value result and side information are deposited in binary bit crossfire memory 120 and the side information-storing device 130, and this pipeline scheduling just can begin to handle next macro zone block.BAC coding unit 140 then is to do the BAC coding from binary bit crossfire memory 120 and side information-storing device 130 data of taking.So, can be seen clearly that by Fig. 3 B the time of encoding required shortens.
But owing to use the relation of small-capacity memory, the termination (pipeline stall) of pipeline may appear sometimes.Shown in Fig. 3 B, BAC coding is not continuous to the processing time of macro zone block, will wait until that still previous stage (binary bit value cell) sends data, and BAC coding unit 140 just can carry out the BAC coding.So under the situation of small-capacity memory, the embodiment of the present application still might little by little be subjected to the influence of pipeline scheduling.But generally speaking, even if use binary bit crossfire memory 120 and the side information-storing device 130 of low capacity, coding rate still is better than conventional architectures.
Fig. 4 A and Fig. 4 B then are similar to Fig. 3 A and Fig. 3 B, and but, Fig. 4 A and Fig. 4 B is described is is using the pipeline scheduling of mass storage (such as binary bit crossfire memory 120 and side information-storing device 130).If the capacity of binary bit crossfire memory 120 and side information-storing device 130 is enough to store all information of a whole two field picture, then in the embodiment of the present application, main coding unit 110 is when coding the 1st two field picture F1, and BAC coding unit 140 is at coding the 0th two field picture F0.That is to say that the two can not influence the other side's processing speed mutually main coding unit 110 and BAC coding unit 140, this moment, the ability of BAC coding can well be brought into play, and can not be stuck because of the pipeline scheduling.Shown in Fig. 4 B, the processing time of 140 couples of macro zone block MB0～MB of BAC coding unit (N-1) (N is positive integer) is continuous.In this case, code efficiency can be more better than binary bit crossfire memory 120 and the side information-storing device 130 (Fig. 3 B) of low capacity.
So as shown in the above description, no matter at mass storage or small-capacity memory, with respect to conventional architectures, the embodiment of the present application has sizable progress.
Another embodiment of the application disclose a kind of image decode system based on BAC also can with equally/similar principle realizes.Fig. 5 shows the function square of the image decode system 500 of another embodiment of the application.
The image decode system 500 of Fig. 5 comprises: main decoder unit 510, and it comprises binary bit value (de-binarization) unit 511; Binary bit crossfire memory 520, side information-storing device 530 and BAC decoding unit 540.
It is reverse that the image decode system 500 of Fig. 5 and the image encoding system 100 of Fig. 1 have reverse data flow.So its details does not repeat at this.
In addition, in other possibilities of the application embodiment, binary bit value unit/go to binary bit value unit also can be independent of outside main coding unit/main decoder unit.That is to say that in carrying out the encoding/decoding image process, binary bit value operation is operated/gone in the binary bit value also can break away from the pipeline scheduling.
The above embodiments of the present application can be applicable to application image coding/decoding technology as in the electronic installations such as digital TV, MP4 player.
In this application, main coding/decoding unit (and inner component units) can utilize as processing unit, digital signal processing unit, digital video-processing unit with BAC coding/decoding unit and implement, or with programmable aggregation circuit such as microcontroller, element programmable gate array (FPGA, Field Programmable Gate Array) and so on circuit is realized, wherein for example design with hardware description (HDL, Hardware description language).
In addition, the function element of the above embodiments of the present application also can realize by software program.This software program such as but be not subject to, can be recorded among the storage medium, as memory (ROM, RAM) and and so on medium or optics or magnetic or other recording mediums.Or the function element of the above embodiments of the present application can be implemented as firmware (firmware).Processing unit with operational capability can read and carry out from the memory media that stored energy is implemented the software program of the embodiment of the present application, can realize the above embodiments of the present application.Moreover above-described embodiment of the application can way of hardware and software combination be realized.
In sum, though this application has with embodiment openly as above, so it is not in order to limit the application.The application one of ordinary skill in the art are in the spirit and scope that do not break away from the application, when being used for a variety of modifications and variations.Therefore, the application's protection range is as the criterion when looking the appended claims person of defining.
Claims (16)
1. image encoding system comprises:
One main coding unit comprises a binary bit value unit, output one binary bit crossfire after this main coding unit comes source data to encode/compress to, and a side information is also exported in this main coding unit;
One first memory cell, temporary this binary bit crossfire that is produced by this main coding unit;
One second memory cell, temporary this side information that is produced by this main coding unit; And
One binary bit arithmetic coding unit, be coupled to this first with this second memory cell, this binary bit arithmetic coding unit is exported after converting this binary bit crossfire to a code stream with reference to this side information.
2. image encoding system as claimed in claim 1, wherein:
This main coding unit comes source data to encode/compress to export this binary bit crossfire with the pipeline scheduling to this; And
This binary bit arithmetic coding unit is changed this code stream with a non-pipeline scheduling with this binary bit crossfire.
3. image encoding system as claimed in claim 1, wherein, this side information comprises following at least one or its combination in any: a section header information, an image parameters collection information, a sequence parameter set information.
4. image encoding system as claimed in claim 1, wherein, this first with this second memory cell be an external memory storage or an internal storage of this main coding unit.
5. image encoding system as claimed in claim 1, wherein:
An action vector information and the coding that this comes source data found out in a square comparison mode in this main coding unit;
The approximate place between this plural macro zone block that comes source data is looked for, compares and eliminate in this main coding unit with an intra-frame prediction;
This main coding unit rebuilds an image frame; And
This main coding unit rebuilds the back image frame for one and eliminates a mosaic noise.
6. image decode system comprises:
One binary bit arithmetic decoding unit becomes a binary bit crossfire and a side information with a code stream decoding;
One first memory cell, temporary this binary bit crossfire that is produced by this binary bit arithmetic decoding unit;
One second memory cell, temporary this side information that is produced by this binary bit arithmetic decoding unit; And
One main decoder unit comprises binary bit value unit, this side information of this main decoder elements reference and with the decoding of this binary bit crossfire, to produce an output image signal.
7. image decode system as claimed in claim 6, wherein:
Decode to this binary bit crossfire with the pipeline scheduling in this main decoder unit; And
This binary bit arithmetic decoding unit becomes this binary bit crossfire with a non-pipeline scheduling with this code stream decoding.
8. image decode system as claimed in claim 6, wherein, this side information comprises following at least one or its combination in any: a section header information, an image parameters collection information, a sequence parameter set information.
9. image decode system as claimed in claim 6, wherein, this first with this second memory cell be an external memory storage or an internal storage of this main decoder unit.
10. method for encoding images comprises:
Come source data to encode/compress to one and afterwards export a binary bit crossfire;
Come source data to export a side information according to this;
Temporary this binary bit crossfire;
Temporary this side information; And
Export after converting this binary bit crossfire to a code stream with reference to this side information.
11. method for encoding images as claimed in claim 10, wherein:
Come source data to encode/compress to export this binary bit crossfire with pipeline scheduling to this; And
Convert this binary bit crossfire to this code stream with a non-pipeline scheduling.
12. method for encoding images as claimed in claim 10, wherein, this side information comprises following at least one or its combination in any: a section header information, an image parameters collection information, a sequence parameter set information.
13. method for encoding images as claimed in claim 10, wherein:
Find out an action vector information and the coding that this comes source data in a square comparison mode;
Look for, compare and eliminate approximate place between this plural macro zone block that comes source data with an intra-frame prediction;
Rebuild an image frame; And
Rebuild the back image frame for one and eliminate a mosaic noise.
14. a picture decoding method comprises:
One code stream decoding is become a binary bit crossfire and a side information;
Temporary this binary bit crossfire;
Temporary this side information; And
With reference to this side information this binary bit crossfire is decoded, to produce an output image signal.
15. picture decoding method as claimed in claim 14, wherein:
With pipeline scheduling this binary bit crossfire is decoded; And
With a non-pipeline scheduling this code stream decoding is become this binary bit crossfire.
16. picture decoding method as claimed in claim 14, wherein, this side information comprises following at least one or its combination in any: a section header information, an image parameters collection information, a sequence parameter set information.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210040770XA CN103260023A (en) | 2012-02-21 | 2012-02-21 | Image encoding/decoding system and image encoding/decoding method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210040770XA CN103260023A (en) | 2012-02-21 | 2012-02-21 | Image encoding/decoding system and image encoding/decoding method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103260023A true CN103260023A (en) | 2013-08-21 |
Family
ID=48963689
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210040770XA Pending CN103260023A (en) | 2012-02-21 | 2012-02-21 | Image encoding/decoding system and image encoding/decoding method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103260023A (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6115496A (en) * | 1995-03-02 | 2000-09-05 | Apple Computer, Inc. | Method and apparatus for accelerating image data compression |
| US20050259879A1 (en) * | 2004-05-21 | 2005-11-24 | Timothy Hellman | Video decoder with deblocker within decoding loop |
| CN101160971A (en) * | 2005-01-25 | 2008-04-09 | 先进微装置公司 | Scratch pad for storing intermediate loop filter data |
| US20080187051A1 (en) * | 2007-02-01 | 2008-08-07 | Takuma Chiba | Image coding apparatus and image decoding apparatus |
| US20090096643A1 (en) * | 2007-10-16 | 2009-04-16 | Yuan-Teng Chang | System and Method for Context-Based Adaptive Binary Arithematic Encoding and Decoding |
| US20090097567A1 (en) * | 2007-10-15 | 2009-04-16 | Kabushiki Kaisha Toshiba | Encoding apparatus and encoding method |
| US20090279613A1 (en) * | 2008-05-09 | 2009-11-12 | Kabushiki Kaisha Toshiba | Image information transmission apparatus |
| CN101729889A (en) * | 2008-10-12 | 2010-06-09 | 联发科技股份有限公司 | Encoding/decoding method of digital media data and bit stream processing method thereof |
-
2012
- 2012-02-21 CN CN201210040770XA patent/CN103260023A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6115496A (en) * | 1995-03-02 | 2000-09-05 | Apple Computer, Inc. | Method and apparatus for accelerating image data compression |
| US20050259879A1 (en) * | 2004-05-21 | 2005-11-24 | Timothy Hellman | Video decoder with deblocker within decoding loop |
| CN101160971A (en) * | 2005-01-25 | 2008-04-09 | 先进微装置公司 | Scratch pad for storing intermediate loop filter data |
| US20080187051A1 (en) * | 2007-02-01 | 2008-08-07 | Takuma Chiba | Image coding apparatus and image decoding apparatus |
| US20090097567A1 (en) * | 2007-10-15 | 2009-04-16 | Kabushiki Kaisha Toshiba | Encoding apparatus and encoding method |
| US20090096643A1 (en) * | 2007-10-16 | 2009-04-16 | Yuan-Teng Chang | System and Method for Context-Based Adaptive Binary Arithematic Encoding and Decoding |
| US20090279613A1 (en) * | 2008-05-09 | 2009-11-12 | Kabushiki Kaisha Toshiba | Image information transmission apparatus |
| CN101729889A (en) * | 2008-10-12 | 2010-06-09 | 联发科技股份有限公司 | Encoding/decoding method of digital media data and bit stream processing method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5733590B2 (en) | A context modeling technique for encoding transform coefficient levels. | |
| RU2612600C2 (en) | Method for content adaptive entropy coding of data on operating conditions and reference types for next generation video | |
| EP3386199B1 (en) | Lossless compression method and system appled to video hard decoding | |
| JP5399416B2 (en) | Video coding system with reference frame compression | |
| US8532192B2 (en) | Video processing apparatus and a method of processing video data | |
| US20090010338A1 (en) | Picture encoding using same-picture reference for pixel reconstruction | |
| Guo et al. | A new reference frame recompression algorithm and its VLSI architecture for UHDTV video codec | |
| US8218645B2 (en) | Method and apparatus for encoding and decoding by wavelet transform | |
| US9866868B2 (en) | Non-transform coding | |
| EP2533538A2 (en) | Method and system to reduce modelling overhead for data compression | |
| WO2014011439A1 (en) | Method and apparatus for coding adaptive-loop filter coeeficients | |
| US10349075B2 (en) | Method and device for lossless compression of video data | |
| TW201517600A (en) | Data encoding and decoding | |
| CA2917419C (en) | Scanning orders for non-transform coding | |
| KR20100089546A (en) | Method and apparatus for successively encoding/decoding image | |
| CN102611889A (en) | Image processing apparatus and method | |
| CN103260023A (en) | Image encoding/decoding system and image encoding/decoding method | |
| Lee et al. | Low latency variable length coding scheme for frame memory recompression | |
| TWI514851B (en) | Image encoding/decing system and method applicable thereto | |
| Li et al. | Hybrid pixel encoding: An effective display frame compression algorithm for HD video decoder | |
| KR20200096862A (en) | Embedded codec (ebc) circuitry for position dependent entropy coding of residual level data | |
| US20120147972A1 (en) | Image decoding apparatus, image decoding method, image encoding apparatus, image encoding method, and program | |
| KR102171119B1 (en) | Enhanced data processing apparatus using multiple-block based pipeline and operation method thereof | |
| Wang et al. | Hardware architecture design of HEVC entropy decoding | |
| Silveira et al. | Memory bandwidth reduction for H. 264 and HEVC encoders using lossless reference frame coding |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130821 |