CN103207821B - Cpu performance appraisal procedure and device - Google Patents
Cpu performance appraisal procedure and device Download PDFInfo
- Publication number
- CN103207821B CN103207821B CN201310161217.6A CN201310161217A CN103207821B CN 103207821 B CN103207821 B CN 103207821B CN 201310161217 A CN201310161217 A CN 201310161217A CN 103207821 B CN103207821 B CN 103207821B
- Authority
- CN
- China
- Prior art keywords
- cpu
- busy percentage
- performance
- control instruction
- duration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The present invention proposes a kind of cpu performance appraisal procedure, including:Central processor CPU utilization rate control instruction is received, wherein, cpu busy percentage control instruction is used for the utilization rate for controlling CPU, and cpu busy percentage control instruction is the order sent with prefixed time interval;Benchmark test is carried out to central processor CPU, controls cpu busy percentage to obtain the performance test results of the CPU under each cpu busy percentage including according to cpu busy percentage control instruction, wherein, each the performance test results represents a kind of performances of the CPU under load;The geometric mean of multiple the performance test results is calculated to obtain CPU final performance assessment results.The present invention can test performances of the CPU under different utilization rates, it is which utilization rate to start occurring performance difference from that clearly can feed back between different CPU to application, so as to preferably instruct CPU type selectings, instruct application more fully to use CPU, and there is high efficiency and ease for use.The invention also discloses a kind of cpu performance apparatus for evaluating.
Description
Technical field
The present invention relates to computer server technical field of measurement and test, more particularly to a kind of cpu performance appraisal procedure and device.
Background technology
In the assessment of server type selecting, cpu performance assessment is in highly important position, because which is related to server
Entirety ability.At present, the method for assessing cpu performance is very more, and the implementation of prior art mainly has:By making
Cpu performance is tested with benchmark tests such as spec cpu or linpack, but spec cpu or linpack are mainly
The limiting performance of CPU is tested, will CPU pressures it is full to test final performance, and CPU may be incomplete in practical application
Use, that is, be not concerned with CPU performances under different loads;Another kind is to cpu performance and work(by using spec power
Consumption is tested, but which concern is primarily with the ratio between performance and power consumption, rather than CPU performances under different loads,
And the platform of main application is Java Virtual Machine, it is not general server platform, use condition is limited to.
The content of the invention
It is contemplated that at least solving one of technical problem present in prior art.
For this purpose, it is an object of the present invention to proposing a kind of cpu performance appraisal procedure, this method can be tested CPU and be existed
Performance under different utilization rates, it is from which utilization rate to start that clearly can feed back between different CPU to application
Existing performance difference, so as to preferably instruct CPU type selectings, instructs application more fully to use CPU.Second object of the present invention exists
In a kind of cpu performance apparatus for evaluating of proposition.
To reach above-mentioned purpose, the embodiment of first aspect present invention proposes a kind of cpu performance appraisal procedure, including:
Central processor CPU utilization rate control instruction is received, wherein, the cpu busy percentage control instruction is used for the profit for controlling the CPU
With rate, the cpu busy percentage control instruction is the order sent with prefixed time interval;Benchmark is carried out to central processor CPU
Test, including controlling cpu busy percentage according to the cpu busy percentage control instruction and obtain the CPU to utilize in each described CPU
The performance test results under rate, wherein, each the performance test results represents a kind of performances of the CPU under load;Calculate many
The geometric mean of the individual the performance test results is obtaining the CPU final performances assessment result.
Cpu performance appraisal procedure according to embodiments of the present invention, when server receives cpu busy percentage control instruction, then
Above-mentioned instruction carries out benchmark test to CPU, specifically, controls cpu busy percentage according to cpu busy percentage control instruction and obtains CPU
The performance test results under each cpu busy percentage, the geometric mean for calculating multiple the performance test results are final to obtain CPU
Performance evaluation result.This method can test performances of the CPU under different utilization rates, can be clearly to application feedback not
It is which utilization rate to start occurring performance difference between same CPU, so as to preferably instruct CPU type selectings, instructs application more to fill
The use CPU for dividing, and there is high efficiency and ease for use.
In one embodiment of the invention, the cpu busy percentage control instruction includes that signal stops to perform sigstop lives
Order and signal continue executing with sigcont orders.Thus, the high efficiency and accuracy of order execution are improve.
In one embodiment of the invention, when the operation duration that the signal stops execution sigstop orders is first
Long, it is the second duration that the signal continues executing with the operation duration of siscont orders, wherein, the prefixed time interval=described
First duration+second duration.Thus, the real-time and operability of order transmission are improve.
It is in one embodiment of the invention, described that benchmark test is carried out to central processor CPU is in CPU standard performances
It is compiled under GNU compiler set gcc environment in assessment spec cpu.Thus, improve the ease for use of test.
In one embodiment of the invention, also comprise the steps:By the final performance assessment result to user it is in
It is existing.Thus, the observability to final performance and operability are improve.
To reach above-mentioned purpose, the embodiment of second aspect present invention proposes a kind of cpu performance apparatus for evaluating, including:
Cpu busy percentage control module, for receiving central processor CPU utilization rate control instruction, wherein, the cpu busy percentage control
Instruct for controlling the utilization rate of the CPU, the cpu busy percentage control instruction is the order sent with prefixed time interval;
Benchmark test runs module, for carrying out benchmark test to central processor CPU, controls to refer to including according to the cpu busy percentage
Order control cpu busy percentage simultaneously obtains the performance test results of the CPU under each described cpu busy percentage, wherein, each performance
Test result represents a kind of performances of the CPU under load;Computing module, for calculating multiple the performance test results
Geometric mean is obtaining the CPU final performances assessment result.
Cpu performance apparatus for evaluating according to embodiments of the present invention, when cpu busy percentage control module receives cpu busy percentage control
System instruction, then above-mentioned instruction run module by benchmark test and carry out benchmark test to CPU, specifically, according to cpu busy percentage
Control instruction controls cpu busy percentage and obtains the performance test results of the CPU under each cpu busy percentage, using computing module meter
The geometric mean of multiple the performance test results is calculated to obtain CPU final performance assessment results.This device can test CPU not
With the performance under utilization rate, it is which utilization rate to start appearance from that clearly can feed back between different CPU to application
Performance difference, so as to preferably instruct CPU type selectings, instructs application more fully to use CPU, and has high efficiency and ease for use.
In one embodiment of the invention, the cpu busy percentage control instruction includes that signal stops to perform sigstop lives
Order and signal continue executing with sigcont orders.Thus, the high efficiency and accuracy of order execution are improve.
In one embodiment of the invention, when the operation duration that the signal stops execution sigstop orders is first
Long, it is the second duration that the signal continues executing with the operation duration of siscont orders, wherein, the prefixed time interval=described
First duration+second duration.Thus, the real-time and operability of order transmission are improve.
It is in one embodiment of the invention, described that benchmark test is carried out to central processor CPU is in CPU standard performances
It is compiled under GNU compiler set gcc environment in assessment spec cpu.Thus, improve the ease for use of test.
In one embodiment of the invention, also include:Display module, for by the final performance assessment result to
Family is presented.Thus, the observability to final performance and operability are improve.
The additional aspect and advantage of the present invention will be set forth in part in the description, and partly will become from the following description
Obtain substantially, or recognized by the practice of the present invention.
Description of the drawings
The above-mentioned and/or additional aspect and advantage of the present invention will become from the description with reference to accompanying drawings below to embodiment
It is substantially and easy to understand, wherein:
Fig. 1 is the flow chart of cpu performance appraisal procedure according to embodiments of the present invention;
Fig. 2 is the flow chart of cpu performance appraisal procedure according to another embodiment of the present invention;
Fig. 3 is the structural representation of cpu performance apparatus for evaluating according to embodiments of the present invention;And
Fig. 4 is the structural representation of cpu performance apparatus for evaluating according to another embodiment of the present invention.
Specific embodiment
Embodiments of the invention are described below in detail, the example of the embodiment is shown in the drawings, wherein from start to finish
Same or similar label represents same or similar element or the element with same or like function.Below with reference to attached
The embodiment of figure description is exemplary, is only used for explaining the present invention, and is not considered as limiting the invention.Conversely, this
Inventive embodiment includes all changes fallen in the range of the spirit and intension of attached claims, modification and is equal to
Thing.
In describing the invention, it is to be understood that term " first ", " second " etc. are not only used for describing purpose, and not
It is understood that to indicate or implying relative importance.In describing the invention, it should be noted that unless otherwise clearly regulation
And restriction, term " being connected ", " connection " should be interpreted broadly, for example, it may be fixedly connected, or be detachably connected,
Or be integrally connected;Can be mechanically connected, or electrically connect;Can be joined directly together, it is also possible to by intermediary
It is indirectly connected to.For the ordinary skill in the art, above-mentioned term tool in the present invention can be understood with concrete condition
Body implication.Additionally, in describing the invention, unless otherwise stated, " multiple " are meant that two or more.
In flow chart or here any process described otherwise above or method description are construed as, expression includes
It is one or more for realizing specific logical function or process the step of the module of code of executable instruction, fragment or portion
Point, and the scope of the preferred embodiment of the present invention includes other realization, wherein the suitable of shown or discussion can not be pressed
Sequence, including according to involved function by it is basic simultaneously in the way of or in the opposite order, carry out perform function, this should be of the invention
Embodiment person of ordinary skill in the field understood.
Embodiments of the invention are described below in detail, the example of the embodiment is shown in the drawings, wherein from start to finish
Same or similar label represents same or similar element or the element with same or like function.Below with reference to attached
The embodiment of figure description is exemplary, is only used for explaining the present invention, and is not considered as limiting the invention.
Below with reference to the accompanying drawings cpu performance appraisal procedure according to embodiments of the present invention and device are described.
Existing technic relization scheme is mainly the test of limiting performance and overall performance to CPU, more pays close attention to CPU
Limit computing capability, by CPU pressures full test final performance, and CPU may and be used completely in practical application, for this purpose,
Invention proposes a kind of cpu performance appraisal procedure, including:Central processor CPU utilization rate control instruction is received, wherein, CPU is sharp
It is used for controlling the utilization rate of CPU with rate control instruction, cpu busy percentage control instruction is the order sent with prefixed time interval;
Benchmark test is carried out to central processor CPU, controls cpu busy percentage and obtain CPU to exist including according to cpu busy percentage control instruction
The performance test results under each cpu busy percentage, wherein, each the performance test results represents a kind of performances of the CPU under load;
The geometric mean of multiple the performance test results is calculated to obtain CPU final performance assessment results.
Fig. 1 is the flow chart of cpu performance appraisal procedure according to embodiments of the present invention.
As shown in figure 1, the flow chart of cpu performance appraisal procedure, including:
Step S101, receives central processor CPU utilization rate control instruction, wherein, cpu busy percentage control instruction is used to control
The utilization rate of CPU processed, cpu busy percentage control instruction are the order sent with prefixed time interval.
In one embodiment of the invention, cpu busy percentage control instruction include signal stop perform sigstop orders with
Signal continues executing with sigcont orders.
In one embodiment of the invention, the operation duration that signal stops to perform sigstop orders is the first duration, is believed
The operation duration for number continuing executing with siscont orders is the second duration, wherein, during prefixed time interval=the first duration+the second
It is long.
Step S102, carries out benchmark test to central processor CPU, controls CPU including according to cpu busy percentage control instruction
Utilization rate simultaneously obtains the performance test results of the CPU under each cpu busy percentage, wherein, each the performance test results represents that CPU exists
A kind of performance under load.
In one embodiment of the invention, benchmark test is carried out to central processor CPU to be assessed in CPU standard performances
It is compiled under GNU compiler set gcc environment in speccpu.
Step S103, calculates the geometric mean of multiple the performance test results to obtain CPU final performance assessment results.
Cpu performance appraisal procedure according to embodiments of the present invention, when server receives cpu busy percentage control instruction, then
Above-mentioned instruction carries out benchmark test to CPU, specifically, controls cpu busy percentage according to cpu busy percentage control instruction and obtains CPU
The performance test results under each cpu busy percentage, the geometric mean for calculating multiple the performance test results are final to obtain CPU
Performance evaluation result.This method can test performances of the CPU under different utilization rates, can be clearly to application feedback not
It is which utilization rate to start occurring performance difference between same CPU, so as to preferably instruct CPU type selectings, instructs application more to fill
The use CPU for dividing, and there is high efficiency and ease for use.
Fig. 2 is the flow chart of cpu performance appraisal procedure according to another embodiment of the present invention.
As shown in Fig. 2 the flow chart of cpu performance appraisal procedure, also includes:
Step S104, final performance assessment result is presented to user.
Cpu performance appraisal procedure according to embodiments of the present invention, when server receives cpu busy percentage control instruction, then
Above-mentioned instruction carries out benchmark test to CPU, specifically, controls cpu busy percentage according to cpu busy percentage control instruction and obtains CPU
The performance test results under each cpu busy percentage, the geometric mean for calculating multiple the performance test results are final to obtain CPU
Final performance assessment result is finally presented by performance evaluation result to user.This method can test CPU under different utilization rates
Performance, can clearly to being which utilization rate to start occurring performance difference between the application different CPU of feedback, from
And CPU type selectings are preferably instructed, instruct application more fully to use CPU, and there is high efficiency and ease for use.
In order to realize examples detailed above, the present invention also proposes a kind of cpu performance apparatus for evaluating.
Fig. 3 is structural representation Figure 30 of cpu performance apparatus for evaluating according to embodiments of the present invention, including:Cpu busy percentage control
Molding block 301, benchmark test runs module 302 and computing module 303.
Specifically, cpu busy percentage control module 301 is used to receive central processor CPU utilization rate control instruction, wherein,
Cpu busy percentage control instruction is used for the utilization rate for controlling CPU, and cpu busy percentage control instruction is to be sent with prefixed time interval
Order.
In one embodiment of the invention, cpu busy percentage control instruction include signal stop perform sigstop orders with
Signal continues executing with sigcont orders.
In one embodiment of the invention, the operation duration that signal stops to perform sigstop orders is the first duration, is believed
The operation duration for number continuing executing with siscont orders is the second duration, wherein, during prefixed time interval=the first duration+the second
It is long.
Module 302 is run by benchmark test again carries out benchmark test to central processor CPU, including according to CPU utilizations
Rate control instruction controls cpu busy percentage and obtains the performance test results of the CPU under each cpu busy percentage, wherein, each performance
Test result represents a kind of performances of the CPU under load.
In one embodiment of the invention, benchmark test is carried out to central processor CPU to be assessed in CPU standard performances
It is compiled under GNU compiler set gcc environment in speccpu.
The geometric mean of multiple the performance test results is calculated to obtain CPU final performances finally by computing module 303
Assessment result.
Cpu performance apparatus for evaluating according to embodiments of the present invention, when cpu busy percentage control module receives cpu busy percentage control
System instruction, then above-mentioned instruction run module by benchmark test and carry out benchmark test to CPU, specifically, according to cpu busy percentage
Control instruction controls cpu busy percentage and obtains the performance test results of the CPU under each cpu busy percentage, using computing module meter
The geometric mean of multiple the performance test results is calculated to obtain CPU final performance assessment results.This device can test CPU not
With the performance under utilization rate, it is which utilization rate to start appearance from that clearly can feed back between different CPU to application
Performance difference, so as to preferably instruct CPU type selectings, instructs application more fully to use CPU, and has high efficiency and ease for use.
Fig. 4 is structural representation Figure 30 of cpu performance apparatus for evaluating according to another embodiment of the present invention, is also included:Show
Module 304.
Display module 304, for final performance assessment result is presented to user.
Cpu performance apparatus for evaluating according to embodiments of the present invention, when cpu busy percentage control module receives cpu busy percentage control
System instruction, then above-mentioned instruction run module by benchmark test and carry out benchmark test to CPU, specifically, according to cpu busy percentage
Control instruction controls cpu busy percentage and obtains the performance test results of the CPU under each cpu busy percentage, using computing module meter
The geometric mean of multiple the performance test results is calculated to obtain CPU final performance assessment results, will most finally by display module
Whole performance evaluation result is presented to user.This device can test performances of the CPU under different utilization rates, can be clear and definite
To being which utilization rate to start occurring performance difference between the different CPU of application feedback, so as to preferably instruct CPU type selectings,
Instruct application more fully to use CPU, and there is high efficiency and ease for use.
In flow chart or here any process described otherwise above or method description are construed as, expression includes
It is one or more for realizing specific logical function or process the step of the module of code of executable instruction, fragment or portion
Point, and the scope of the preferred embodiment of the present invention includes other realization, wherein the suitable of shown or discussion can not be pressed
Sequence, including according to involved function by it is basic simultaneously in the way of or in the opposite order, carry out perform function, this should be of the invention
Embodiment person of ordinary skill in the field understood.Represent in flow charts or here logic described otherwise above
And/or step, for example, it is considered for realizing the order list of the executable instruction of logic function, can be specifically real
Now in any computer-readable medium, for instruction execution system, device or equipment(As computer based system, include
The system of processor or other can be from the system of instruction execution system, device or equipment instruction fetch execute instruction)Use, or
Use with reference to these instruction execution systems, device or equipment.For the purpose of this specification, " computer-readable medium " can be appointed
What can include, store, communicating, propagating or transmission procedure is for instruction execution system, device or equipment or with reference to these instructions
Execution system, device or equipment and the device that uses.The more specifically example of computer-readable medium(Non-exhaustive list)Bag
Include following:With the electrical connection section that one or more connect up(Electronic installation), portable computer diskette box(Magnetic device), deposit at random
Access to memory(RAM), read only memory(ROM), erasable edit read-only storage(EPROM or flash memory), optical fiber
Device, and portable optic disk read-only storage(CDROM).In addition, computer-readable medium can even is that can beat thereon
The paper or other suitable media of print described program, because for example by carrying out optical scanning to paper or other media can connect
Into edlin, interpretation or be processed to electronically obtain described program with other suitable methods if necessary, then will
Which is stored in computer storage.
It should be appreciated that each several part of the present invention can be realized with hardware, software, firmware or combinations thereof.Above-mentioned
In embodiment, the software that multiple steps or method can be performed in memory and by suitable instruction execution system with storage
Or firmware is realizing.For example, if realized with hardware, and in another embodiment, can be with well known in the art
Any one of row technology or their combination are realizing:With for the logic gates of logic function is realized to data signal
Discrete logic, the special IC with suitable combinational logic gate circuit, programmable gate array(PGA), scene
Programmable gate array(FPGA)Deng.
Those skilled in the art are appreciated that to realize all or part of step that above-described embodiment method is carried
Suddenly the hardware that can be by program to instruct correlation is completed, and described program can be stored in a kind of computer-readable storage medium
In matter, the program upon execution, including one or a combination set of the step of embodiment of the method.
Additionally, each functional unit in each embodiment of the invention can be integrated in a processing module, it is also possible to
It is that unit is individually physically present, it is also possible to which two or more units are integrated in a module.Above-mentioned integrated mould
Block both can be realized in the form of hardware, it would however also be possible to employ the form of software function module is realized.The integrated module is such as
Fruit using in the form of software function module realize and as independent production marketing or use when, it is also possible to be stored in a computer
In read/write memory medium.
Storage medium mentioned above can be read only memory, disk or CD etc..
In the description of this specification, reference term " one embodiment ", " some embodiments ", " example ", " specifically show
Example ", or the description of " some examples " etc. mean specific features with reference to the embodiment or example description, structure, material or spy
Point is contained at least one embodiment or example of the present invention.In this manual, to the schematic representation of above-mentioned term not
Identical embodiment or example are referred to necessarily.And, the specific features of description, structure, material or feature can be any
One or more embodiments or example in combine in an appropriate manner.
Although embodiments of the invention have been shown and described above, it is to be understood that above-described embodiment is example
Property, it is impossible to limitation of the present invention is interpreted as, one of ordinary skill in the art is in the principle and objective without departing from the present invention
In the case of above-described embodiment can be changed within the scope of the invention, change, replace and modification.The scope of the present invention
Extremely it is equal to limit by claims.
Claims (6)
1. a kind of cpu performance appraisal procedure, it is characterised in that include:
Central processor CPU utilization rate control instruction is received, wherein, the cpu busy percentage control instruction is used to control the CPU
Utilization rate, the cpu busy percentage control instruction be with prefixed time interval send order, and the cpu busy percentage control
Instruction includes that signal stops to perform sigstop orders and signal continues executing with sigcont orders, and the signal stops to perform
The operation duration of sigstop orders is the first duration, the signal continue executing with the operation duration of siscont orders for second when
It is long, wherein, the prefixed time interval=first duration+second duration;
Benchmark test is carried out to central processor CPU, cpu busy percentage is controlled simultaneously including according to the cpu busy percentage control instruction
The performance test results of the CPU under each described cpu busy percentage are obtained, wherein, each the performance test results represents described
A kind of performances of the CPU under load;
The geometric mean of multiple the performance test results is calculated to obtain the CPU final performances assessment result.
2. the method for claim 1, it is characterised in that described to carry out benchmark test to central processor CPU be in CPU
It is compiled under GNU compiler set gcc environment in standard performance assessment speccpu.
3. the method as described in any one of claim 1-2, it is characterised in that also comprise the steps:By the final performance
Assessment result is presented to user.
4. a kind of cpu performance apparatus for evaluating, it is characterised in that include:
Cpu busy percentage control module, for receiving central processor CPU utilization rate control instruction, wherein, the cpu busy percentage
Control instruction is used for the utilization rate for controlling the CPU, and the cpu busy percentage control instruction is the life sent with prefixed time interval
Order, and the cpu busy percentage control instruction includes that signal stops to perform sigstop orders and signal continues executing with sigcont lives
Order, it is the first duration that the signal stops to perform the operation duration of sigstop orders, and the signal continues executing with siscont and orders
The operation duration of order is the second duration, wherein, the prefixed time interval=first duration+second duration;
Benchmark test runs module, for carrying out benchmark test to central processor CPU, including according to the cpu busy percentage control
System instruction control cpu busy percentage simultaneously obtains the performance test results of the CPU under each described cpu busy percentage, wherein, each
The performance test results represent a kind of performances of the CPU under load;
Computing module, is commented with obtaining the CPU final performances for calculating the geometric mean of multiple the performance test results
Estimate result.
5. device as claimed in claim 4, it is characterised in that described to carry out benchmark test to central processor CPU be in CPU
It is compiled under GNU compiler set gcc environment in standard performance assessment spec cpu.
6. the device as described in any one of claim 4-5, it is characterised in that also include:
Display module, for the final performance assessment result is presented to user.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310161217.6A CN103207821B (en) | 2013-05-03 | 2013-05-03 | Cpu performance appraisal procedure and device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310161217.6A CN103207821B (en) | 2013-05-03 | 2013-05-03 | Cpu performance appraisal procedure and device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103207821A CN103207821A (en) | 2013-07-17 |
CN103207821B true CN103207821B (en) | 2017-04-05 |
Family
ID=48755050
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310161217.6A Active CN103207821B (en) | 2013-05-03 | 2013-05-03 | Cpu performance appraisal procedure and device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103207821B (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103455396B (en) * | 2013-09-03 | 2016-08-31 | 北京安兔兔科技有限公司 | The method of testing of electronic equipment hardware performance and device |
CN103488569B (en) * | 2013-09-30 | 2016-03-09 | 北京安兔兔科技有限公司 | The method of testing of electronic equipment performance and device |
CN104820627A (en) * | 2015-05-05 | 2015-08-05 | 浪潮电子信息产业股份有限公司 | Method for automatically carrying out CPU (Central Processing Unit) calculation performance test |
CN107769987B (en) * | 2016-08-16 | 2021-05-11 | 深圳市中兴微电子技术有限公司 | Message forwarding performance evaluation method and device |
CN107480038B (en) * | 2017-08-28 | 2020-07-28 | 北京翼辉信息技术有限公司 | Performance analysis method of real-time operating system |
CN107608870A (en) * | 2017-09-22 | 2018-01-19 | 郑州云海信息技术有限公司 | A kind of statistical method and system of system resource utilization rate |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1142491C (en) * | 2000-01-11 | 2004-03-17 | 国际商业机器公司 | Frame system and method for testing server performance |
CN101437260A (en) * | 2007-11-12 | 2009-05-20 | 中兴通讯股份有限公司 | System and method for automatization test of WCDMA physical layer |
CN101221528B (en) * | 2008-01-22 | 2010-06-16 | 中兴通讯股份有限公司 | Method for testing scheduling performance of embedded operation system |
CN101540701B (en) * | 2008-03-18 | 2011-08-17 | ***通信集团公司 | System, method and device for testing server |
CN102681940B (en) * | 2012-05-15 | 2015-06-10 | 北京航空航天大学 | Method for carrying out performance test on memory management subsystem of Linux operation system |
-
2013
- 2013-05-03 CN CN201310161217.6A patent/CN103207821B/en active Active
Non-Patent Citations (1)
Title |
---|
《<编程之美>的笔记-1.1 让CPU占有率曲线听你指挥》;conndots;《https://book.douban.com/annotation/13530271》;20110630;第1-3页 * |
Also Published As
Publication number | Publication date |
---|---|
CN103207821A (en) | 2013-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103207821B (en) | Cpu performance appraisal procedure and device | |
Juve et al. | Characterizing and profiling scientific workflows | |
CN107807881B (en) | Code coverage rate testing method and device and computer equipment | |
CN102722434B (en) | Performance test method and tool aiming at Linux process scheduling | |
US20150006940A1 (en) | Server power predicting apparatus and method using virtual machine | |
Nahir et al. | Bridging pre-silicon verification and post-silicon validation | |
Noureddine et al. | Unit testing of energy consumption of software libraries | |
CN103218297B (en) | The screening technique and device of test data | |
CN107533473A (en) | Efficient wave for emulation generates | |
Misra et al. | Survey on agile metrics and their inter-relationship with other traditional development metrics | |
CN104969083A (en) | Systems and methods for dynamic scan scheduling | |
CN106093897B (en) | A kind of the test system and test method of radar system | |
US20130282337A1 (en) | Performance evaluation device and performance evaluation method | |
CN104850478B (en) | A kind of method and virtual measuring method for setting up object model to be measured | |
JP2003044114A (en) | Inspection system | |
CN108228445B (en) | Method and device for testing energy consumption of virtual machine | |
CN112684405B (en) | Management core simulation system and method with switching value control function | |
CN110020451A (en) | A kind of residual Life Calculation method and device of driving assembly transmission belt | |
US20160070632A1 (en) | Power profiling method, power profiling system, and processor-readable storage medium | |
CN104501945A (en) | Optical power meter automatic metrological verification system and method | |
Staschulat et al. | Context sensitive performance analysis of automotive applications | |
CN105677566B (en) | Determine the method and system of Software Reliability Assurance process sophistication | |
Herglotz et al. | Estimation of non-functional properties for embedded hardware with application to image processing | |
RU2552177C2 (en) | Method of assessment of impact of operation of applications and their functions on energy consumption in embedded systems | |
CN108845945A (en) | Using test optimization method and device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |