CN103199825B - Method and circuit for regulating and controlling DDS output signal amplitudes based on DCPs - Google Patents
Method and circuit for regulating and controlling DDS output signal amplitudes based on DCPs Download PDFInfo
- Publication number
- CN103199825B CN103199825B CN201310081283.2A CN201310081283A CN103199825B CN 103199825 B CN103199825 B CN 103199825B CN 201310081283 A CN201310081283 A CN 201310081283A CN 103199825 B CN103199825 B CN 103199825B
- Authority
- CN
- China
- Prior art keywords
- dcp
- dds
- parallel
- equivalent
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Control Of Voltage And Current In General (AREA)
Abstract
The method for regulating and controlling DDS output signal amplitudes based on DCPs includes: a, the DDS is selected and used; b, four DCPs are selected, after connection in series and parallel of the DCPs, the DCPs and resistors are connected in parallel to form an equivalent DCP; c, the equivalent DCP and a current-limiting resistor are connected in series between a DACRset of the DDS and the ground; and d, a MCU is used for controlling the DDS and the DCPs. A circuit for regulating and controlling the signal amplitudes comprises the MCU, the DDS, the four DCPs, the DDS load resistor R1, and the DDS load resistor R2 and is characterized by comprising two auxiliary resistors. The DCP1 is connected with the DCP2 in parallel, the DCP3 is connected with the DCP4 in parallel, two groups of DCPs connected in parallel are connected in series and then connected with the resistors in parallel to form the equivalent DCP, and the MCU controls tapping variation of the DCPs and changes resistance of the equivalent DCP to cause changes of a DAC full scale current in the DDS to achieve the purpose that the output signal amplitudes are regulated. Regulation and control of the DDS output signal amplitudes can be achieved through the DCPs, wherein the regulation and control are high in resolution and relatively wide in range.
Description
Technical field
The present invention relates to the signal amplitude control technique of electronic information field, particularly a kind of DDS amplitude output signal regulate and control method based on DCP and circuit for regulating and controlling.
Background technology
DDS is as Direct Digital Synthesizer, and output frequency is easy to adjust, and low in energy consumption, resolution is high, change-over time is short, is generally designed to signal generator, be widely used in communication with electronic equipment in.In much equipment, the amplitude of signal needs change, but due to the restriction by performance index and complexity in circuits, commercial DDS chip does not arrange direct amplitude adjusted function.
For addressing this problem, method conventional at present adds amplifying circuit at the output of DDS, realizes the regulation and control to signal amplitude by the gain controlling amplifying circuit.This method is convenient to the amplitude adjusted realizing large-signal, and is difficult to regulate and control the amplitude of small-signal.And circuit is comparatively complicated, cost is high; After introducing amplifier, the noiseproof feature of signal also can obviously decline.
Summary of the invention
In order to overcome the shortcoming of above-mentioned technical problem, the invention provides that a kind of circuit is simple, regulation and control are flexibly based on the DDS amplitude output signal regulate and control method of DCP.
DDS amplitude output signal regulate and control method based on DCP of the present invention, its special feature is, comprise the following steps: a. chooses a Direct Digital Synthesizer DDS, if in its sheet the full scale electric current of current mode DAC be I, this I pin " the DAC R of end for linking chip exterior is set
set"; B. 4 same model digital regulation resistance DCP are chosen, the R of wherein 2 DCP
wend connects together, R
lend also connects together, and forms DCP parallel form; The R of other 2 DCP
wend connects together, R
lend also connects together; The DCP of two groups of parallel connections connects again, then with an auxiliary resistance R
3parallel connection, forms a high-resolution, high-precision equivalent DCP, if the all-in resistance of each DCP is R
t, tap number is t, and the variable resistance of equivalent DCP is R
e; C. an equivalent DCP and current-limiting resistance R
4after series connection, then be connected in " the DACR of DDS
set" end and " " between; D. a microcontroller is chosen, for controlling the output frequency of DDS and the tap position of 4 DCP chips.Direct Digital Synthesizer DDS exports for generation of the signal of setpoint frequency; The change of each DCP tap position, makes equivalent DCP and current-limiting resistance R
4total resistance value R after series connection changes thereupon, and the change of R causes DAC full scale electric current I change in DDS sheet, and the load resistance of DAC obtains the voltage signal of the setpoint frequency of changes in amplitude.
DDS amplitude output signal regulate and control method based on DCP of the present invention, the actual tap position n round numbers of described equivalent DCP, span is 0 to 2 (t-1); MCU changes the tap position of equivalent DCP by the value of control n.DCP is in parallel for improving the resolution of digital regulation resistance, the total tap number of DCP series connection for expanding equivalent DCP of two groups of parallel connections.Can show that the resistance of equivalent DCP is by analyzing:
According to the full scale Current calculation Coefficient m that DDS databook provides, the variable resistor R of DAC full scale electric current I and equivalent DCP in DDS sheet can be obtained
ewith current-limiting resistance R
4between relationship expression be:
Correspondingly, in order to overcome the shortcoming of above-mentioned technical problem, the invention provides that a kind of circuit is simple, regulation and control are flexibly based on the DDS amplitude output signal circuit for regulating and controlling of DCP.
DDS amplitude output signal circuit for regulating and controlling based on DCP of the present invention, comprises microcontroller, the DDS for generation of setpoint frequency signal, 4 same model DCP, DDS output load resistance R for DAC full scale electric current in control DDS sheet
1and R
2, its special feature is: also comprise auxiliary resistance R
3, R
4; The R of DCP1 in described 4 same model DCP
wthe R of end and DCP2
wend is in parallel, the R of DCP1
lthe R of end and DCP2
lend is in parallel; The R of DCP3
wthe R of end and DCP4
wend is in parallel, the R of DCP3
lthe R of end and DCP4
lend is in parallel; The R of DCP2
lend links the R of DCP3
wend; The R of DCP1
wthe R of end and DCP4
lauxiliary resistance R in parallel between end
3; The R of DCP1
win the sheet of termination DDS, DAC full scale electric current arranges pin " DAC R
set", the R of DCP4
ltermination auxiliary resistance R
4one end, R
4other end ground connection; The R of all DCP
hhold all unsettled; Described MCU controls the tap position change of each DCP, and the tap position of DCP1 and DCP2 is identical all the time, and the tap position of DCP3 and DCP4 is identical all the time.
DDS amplitude output signal circuit for regulating and controlling based on DCP of the present invention, in described 4 same model DCP, DCP1 and DCP2 is in parallel, and DCP3 and DCP4 is in parallel; The DCP of two groups of parallel connections connects again, and with auxiliary resistance R
3parallel connection, forms an equivalent DCP; The actual tap position n round numbers of this equivalent DCP, span is 0 to 2 (t-1).DCP is in parallel for improving the resolution of digital regulation resistance, to improve the regulation and control resolution of DDS amplitude output signal; The total tap number of DCP series connection for expanding equivalent DCP of two groups of parallel connections, to expand the modification scope of DDS amplitude output signal; Described auxiliary resistance R
3for improving the change linearity of DAC full scale electric current I in DDS sheet, improve the control accuracy of DDS amplitude output signal; Described auxiliary resistance R
4numerical value is set for what limit DAC full scale electric current I in DDS sheet, avoids burning out DDS because I is excessive.
The invention has the beneficial effects as follows: combined by the series and parallel of 4 same model digital regulation resistance DCP, form a high-resolution, change that high-precision equivalent DCP removes DAC full scale electric current in control DDS sheet, realize the flexible modulation of the high-resolution to DDS amplitude output signal, wide region.
Accompanying drawing explanation
Accompanying drawing is electric theory diagram of the present invention.
In figure: 1MCU, 2 Direct Digital Synthesizer DDS, 3 the 1st digital regulation resistance DCP1,4 the 2nd digital regulation resistance DCP2,5 the 3rd digital regulation resistance DCP3,6 the 4th digital regulation resistance DCP4,7 equivalent DCP.
Embodiment
By reference to the accompanying drawings, the DDS amplitude output signal regulate and control method based on DCP of the present invention, carries out according to following steps: a. chooses a Direct Digital Synthesizer DDS (2), produces the signal needing frequency; If in DDS sheet the full scale electric current of current mode DAC be I, this I pin " the DAC R of end for linking chip exterior is set
set"; B. choose the digital regulation resistance DCP of 4 same models, DCP1 (3) is in parallel with DCP2 (4), and DCP3 (5) is in parallel with DCP4 (6); The DCP of these two groups of parallel connections connects again, then in parallel with auxiliary resistance R3, forms a high-resolution, high-precision equivalent DCP; If the all-in resistance of each DCP is R
t, tap number is t, and the variable resistance of equivalent DCP is R
e, the actual tap position n round numbers of this equivalent DCP, span is 0 to 2 (t-1); C. an equivalent DCP and current-limiting resistance R
4after series connection, then be connected in " the DAC R of DDS
set" end and " " between; The resistance R of equivalence DCP
ewith current-limiting resistance R
4sum determines the value of I; D. a microcontroller (1) is chosen, for controlling the output frequency of DDS and the tap position of 4 DCP chips.
In above-mentioned DDS amplitude output signal regulate and control method, Direct Digital Synthesizer DDS exports for generation of the signal of setpoint frequency; The change of each DCP tap position, causes the value of the tap position n of equivalent DCP to change, equivalent resistance R
ewith current-limiting resistance R
4total resistance value R after series connection changes thereupon, and the change of R causes DAC full scale electric current I change in DDS sheet, and DDS amplitude output signal follows the proportional change of I.
As shown in drawings, give the DDS amplitude output signal circuit for regulating and controlling based on DCP of the present invention, it comprises MCU (1), DDS (2), first digit potentiometer DCP1 (3), second digit potentiometer DCP2 (4), third digit potentiometer DCP3 (5), fourth digit potentiometer DCP4 (6), auxiliary resistance R
3and R
4, the load resistance R of DAC in DDS sheet
1and R
2.4 shown digital regulation resistance DCP models are identical, the R of DCP1
w, R
lend respectively with the R of DCP2
w, R
lend is in parallel; The R of DCP3
w, R
lend respectively with the R of DCP4
w, R
lend is in parallel; The R of DCP2
lend links the R of DCP3
wend, is together in series the DCP of two groups of parallel connections; The R of DCP1
wthe R of end and DCP4
lauxiliary resistance R in parallel again between end
3; The R of DCP1
win termination DDS sheet, DAC full scale electric current arranges pin " DAC R
set"; The R of DCP4
ltermination auxiliary resistance R
4one end, R
4other end ground connection; The R of all DCP
hhold all unsettled; MCU controls the tap position change of each DCP, and the tap position of DCP1 and DCP2 is identical all the time, and the tap position of DCP3 and DCP4 is also identical all the time.
By the analysis carried out circuit, can show that the expression formula of DAC full scale electric current I in DDS sheet is:
The parallel connection of DCP, makes the resistance adjustment resolution of equivalent DCP by R
t/ (t-1) is doubled, and the regulation and control resolution of DDS amplitude output signal is improved; The DCP series connection of two groups of parallel connections, makes total tap number of equivalent DCP be expanded to (2t-1) by t, expands the modification scope of DDS amplitude output signal; Auxiliary resistance R in parallel
3contribute to the change linearity improving I, improve the control accuracy of DDS amplitude output signal; The auxiliary resistance R of series connection
4restriction I arranges numerical value, avoids burning out DDS because I is excessive.
Claims (4)
1., based on the DDS amplitude output signal regulate and control method of DCP, it is characterized in that, comprise the following steps:
A. choose a Direct Digital Synthesizer DDS, if in its sheet the full scale electric current of current mode DAC be I, this I pin " the DAC R of end for linking chip exterior is set
set";
B. 4 same model digital regulation resistance DCP are chosen, the R of wherein 2 DCP
wend connects together, R
lend also connects together, and forms DCP parallel form; The R of other 2 DCP
wend connects together, R
lend also connects together; The DCP of two groups of parallel connections connects again, then with an auxiliary resistance R
3parallel connection, forms a high-resolution, high-precision equivalent DCP, if the all-in resistance of each DCP is R
t, tap number is t, and the variable resistance of equivalent DCP is R
e;
C. an equivalent DCP and current-limiting resistance R
4after series connection, then be connected in " the DAC R of DDS
set" end and " " between;
D. a microcontroller is chosen, for controlling the output frequency of DDS and the tap position of 4 DCP chips.
2. the DDS amplitude output signal regulate and control method based on DCP according to claim 1, it is characterized in that: the actual tap position n round numbers of described equivalent DCP, span is 0 to 2 (t-1); MCU changes the tap position of equivalent DCP by the value of control n.
3., based on the DDS amplitude output signal circuit for regulating and controlling of DCP, comprise microcontroller, the DDS for generation of setpoint frequency signal, 4 same model DCP, DDS output load resistance R for DAC full scale electric current in control DDS sheet
1and R
2, it is characterized in that: also comprise auxiliary resistance R
3, R
4; The R of DCP1 in described 4 same model DCP
wthe R of end and DCP2
wend is in parallel, the R of DCP1
lthe R of end and DCP2
lend is in parallel; The R of DCP3
wthe R of end and DCP4
wend is in parallel, the R of DCP3
lthe R of end and DCP4
lend is in parallel; The R of DCP2
lend links the R of DCP3
wend; The R of DCP1
wthe R of end and DCP4
lauxiliary resistance R in parallel between end
3; The R of DCP1
win the sheet of termination DDS, DAC full scale electric current arranges pin " DAC R
set", the R of DCP4
ltermination auxiliary resistance R
4one end, R
4other end ground connection; The R of all DCP
hhold all unsettled; Described MCU controls the tap position change of each DCP, and the tap position of DCP1 and DCP2 is identical all the time, and the tap position of DCP3 and DCP4 is identical all the time.
4. the DDS amplitude output signal circuit for regulating and controlling based on DCP according to claim 3, is characterized in that: in described 4 same model DCP, DCP1 and DCP2 is in parallel, and DCP3 and DCP4 is in parallel; The DCP of two groups of parallel connections connects again, and with auxiliary resistance R
3parallel connection, forms an equivalent DCP; The actual tap position n round numbers of this equivalent DCP, span is 0 to 2 (t-1).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310081283.2A CN103199825B (en) | 2013-03-02 | 2013-03-02 | Method and circuit for regulating and controlling DDS output signal amplitudes based on DCPs |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310081283.2A CN103199825B (en) | 2013-03-02 | 2013-03-02 | Method and circuit for regulating and controlling DDS output signal amplitudes based on DCPs |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103199825A CN103199825A (en) | 2013-07-10 |
CN103199825B true CN103199825B (en) | 2015-07-01 |
Family
ID=48722213
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310081283.2A Expired - Fee Related CN103199825B (en) | 2013-03-02 | 2013-03-02 | Method and circuit for regulating and controlling DDS output signal amplitudes based on DCPs |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103199825B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107317566A (en) * | 2017-07-25 | 2017-11-03 | 铂元智能科技(北京)有限公司 | High-resolution digital potentiometer |
CN108363324A (en) * | 2018-03-20 | 2018-08-03 | 广西钦州福晟电子有限公司 | A kind of device improving digital regulation resistance resolution ratio |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201937558U (en) * | 2011-01-25 | 2011-08-17 | 中南林业科技大学 | Control device of signal generator |
CN202041811U (en) * | 2011-05-19 | 2011-11-16 | 邹清平 | Direct digital synthesizer (DDS) signal source based on control of signal chip microcomputer |
CN202150069U (en) * | 2011-07-29 | 2012-02-22 | 南京信息工程大学 | Direct digital synthesize (DDS) signal generator |
CN102468811A (en) * | 2010-11-03 | 2012-05-23 | 北京普源精电科技有限公司 | Method and device for controlling low frequency parameters and performance of high speed amplifier |
CN203151452U (en) * | 2013-03-02 | 2013-08-21 | 山东交通学院 | DDS output signal amplitude regulation and control circuit based on DCPs |
-
2013
- 2013-03-02 CN CN201310081283.2A patent/CN103199825B/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102468811A (en) * | 2010-11-03 | 2012-05-23 | 北京普源精电科技有限公司 | Method and device for controlling low frequency parameters and performance of high speed amplifier |
CN201937558U (en) * | 2011-01-25 | 2011-08-17 | 中南林业科技大学 | Control device of signal generator |
CN202041811U (en) * | 2011-05-19 | 2011-11-16 | 邹清平 | Direct digital synthesizer (DDS) signal source based on control of signal chip microcomputer |
CN202150069U (en) * | 2011-07-29 | 2012-02-22 | 南京信息工程大学 | Direct digital synthesize (DDS) signal generator |
CN203151452U (en) * | 2013-03-02 | 2013-08-21 | 山东交通学院 | DDS output signal amplitude regulation and control circuit based on DCPs |
Also Published As
Publication number | Publication date |
---|---|
CN103199825A (en) | 2013-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105259534A (en) | Generation method and device of non-linear frequency-modulated signals | |
CN101534094A (en) | Compensating circuit | |
CN204333898U (en) | A kind of convertible frequency air-conditioner and Intelligent Power Module overcurrent protection Circuit tuning thereof | |
CN103812453A (en) | Method and apparatus for calibrating an envelope tracking system | |
CN107196617A (en) | Intelligent power fixed ampllitude loop and fixed ampllitude method based on dynamic self-adapting algorithm | |
CN103199825B (en) | Method and circuit for regulating and controlling DDS output signal amplitudes based on DCPs | |
CN106357107A (en) | Voltage regulating circuit and programmable power supply | |
KR20090115742A (en) | Driver circuit | |
CN203376374U (en) | Voltage sensing module based on photoelectric couplers | |
CN103729518A (en) | Simple memristor emulator | |
CN205103697U (en) | Complete many reference voltage of voltage range holding control circuit | |
CN109470920A (en) | A kind of measurement method, system and the device of CVT harmonic voltage | |
CN104237580A (en) | Measuring device capable of generating AM amplitude-modulated signals | |
CN203151452U (en) | DDS output signal amplitude regulation and control circuit based on DCPs | |
CN201096814Y (en) | Generation device for sudden increase and decrease of voltage signal | |
CN107315156A (en) | High-accuracy direct current standard electric energy meter | |
CN202424650U (en) | Signal generator for detecting automobile instrument | |
CN104049125A (en) | Linear voltage detection method based on photoelectric couplers | |
CN103674366B (en) | Torque monitoring system of ocean energy power generation device | |
CN203658896U (en) | Referential source circuit | |
CN205725711U (en) | Highly integrated digital integrator for squirrel cage type hollow-core current transformer | |
CN201499133U (en) | Gain adjustable amplifier, function converter and non-linear corrector thereof | |
CN103698562B (en) | A kind of electronic load device and emulation mode thereof | |
CN109521833A (en) | A kind of wide bandwidth signal conditioning device for arbitrary waveform generator | |
CN205037900U (en) | Solid -state axial angle transmitting system of selsyn |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C53 | Correction of patent for invention or patent application | ||
CB03 | Change of inventor or designer information |
Inventor after: Si Chaoliang Inventor before: Si Chaoliang Inventor before: Chu Guangqian |
|
COR | Change of bibliographic data |
Free format text: CORRECT: INVENTOR; FROM: SI CHAOLIANG CHU GUANGQIAN TO: SI CHAOLIANG |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150701 Termination date: 20160302 |