CN103091923B - Array substrate and liquid crystal display device - Google Patents
Array substrate and liquid crystal display device Download PDFInfo
- Publication number
- CN103091923B CN103091923B CN201310038640.7A CN201310038640A CN103091923B CN 103091923 B CN103091923 B CN 103091923B CN 201310038640 A CN201310038640 A CN 201310038640A CN 103091923 B CN103091923 B CN 103091923B
- Authority
- CN
- China
- Prior art keywords
- switch
- pixel switch
- pixel
- output terminal
- main pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 16
- 239000000758 substrate Substances 0.000 title abstract 4
- 239000010409 thin film Substances 0.000 claims description 18
- 230000000694 effects Effects 0.000 abstract description 17
- 239000010408 film Substances 0.000 description 6
- 238000004146 energy storage Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 230000035484 reaction time Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000005303 weighing Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3659—Control of matrices with row and column drivers using an active matrix the addressing of the pixel involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependant on signal of two data electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0439—Pixel structures
- G09G2300/0443—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations
- G09G2300/0447—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations for multi-domain technique to improve the viewing angle in a liquid crystal display, such as multi-vertical alignment [MVA]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0814—Several active elements per pixel in active matrix panels used for selection purposes, e.g. logical AND for partial update
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0852—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses an array substrate and a liquid crystal display device. A pixel unit of the array substrate comprises a main pixel electrode, a secondary pixel electrode, a main pixel switch, a secondary pixel switch and a control element, wherein an output end of the control element is connected with a control end of the secondary pixel switch, and an input end of the control element and a control end of the main pixel switch are connected with the same scanning line at the same time. At the same time when the scanning line inputs scanning signals to breakover the main pixel switch or after a predetermined time, the secondary pixel switch is enabled to be breakover, and at least the fact that the secondary pixel switch maintains the breakover state after the main pixel switch transfers from the breakover state to a closed state is controlled. By means of the above modes, the array substrate and the liquid crystal display device have the advantages that the wide viewing effect can be achieved by using fewer driving chips, and the cutting down of cost is benefited.
Description
Technical field
The present invention relates to technical field of liquid crystal display, particularly relate to a kind of array base palte and liquid crystal indicator.
Background technology
The wide viewing angle of display panels is the important indicator weighing display panels quality, in the display panels that some visible angles are less, the good picture of quality can be watched in front, the colorfulness, contrast etc. of picture all show normally, but picture then can be eclipsed when watching in side, it is poor that contrast and color distortion show.Therefore, be necessary the visible angle improving display panels, make display panels have better effect of wide angle.
In prior art, be generally by 2G1D(2Gate1Date) wide viewing angle technology realize the effect of wide angle of display panels.With reference to figure 1, in the Pixel Design of 2G1D, each pixel cell 10 comprises two sweep traces, is the first sweep trace 101 and the second sweep trace 102, data line 103 respectively, also comprises the first film transistor 104 and the second thin film transistor (TFT) 105.Each pixel cell 10 is divided into two regions, corresponds to the region at main pixel electrode 106 place and the region at time pixel electrode 107 place respectively.Wherein, the first sweep trace 101 is connected with the grid of the first film transistor 104, and data line 103 is connected with the source electrode of the first film transistor 104, and main pixel electrode 106 is connected with the drain electrode of the first film transistor 104; Second sweep trace 102 is connected with the grid of the second thin film transistor (TFT) 105, and data line 103 is connected with the source electrode of the second thin film transistor (TFT) 105, and secondary pixel electrode 107 is connected with the drain electrode of the second thin film transistor (TFT) 105.
Main pixel electrode 106 is connected with the first sweep trace 101 and data line 103 by the first film transistor 104, and secondary pixel electrode 107 is connected with the second sweep trace 102 and data line 103 by the second thin film transistor (TFT) 105.To pixel cell 10 input drive signal to realize effect of wide angle time, first sweep trace 101 inputs sweep signal to control the first film transistor 104 conducting, data line 103 inputs corresponding voltage signal to main pixel electrode 106, the first sweep trace 101 is stopped to input sweep signal subsequently, and making the second sweep trace 102 input sweep signal to control the second thin film transistor (TFT) 105 conducting, data line 103 inputs corresponding voltage signal to time pixel electrode.By the effect of the first sweep trace 101 and the second sweep trace 102, make data line can input different data-signals respectively to main pixel electrode 106 and time pixel electrode 107, thus make main pixel electrode 106 poor with time pixel electrode 107 coating-forming voltage, and then reach effect of wide angle.
In aforesaid way, by the control action of the first sweep trace 101 and the second sweep trace 102, although main pixel electrode 106 can be controlled with time pixel electrode 107 coating-forming voltage difference to reach effect of wide angle, but two sweep traces must be used to control separately, add the use amount of scanning drive chip, be unfavorable for the reduction of cost.
Summary of the invention
The technical matters that the present invention mainly solves is to provide a kind of array base palte and liquid crystal indicator, less driving chip can be used to reach effect of wide angle, be conducive to reducing costs.
For solving the problems of the technologies described above, the technical scheme that the present invention adopts is: provide a kind of array base palte, comprise multiple pixel cell in arrayed, many row to data line and many row to sweep trace; Each pixel cell comprises main pixel electrode, secondary pixel electrode, main pixel switch, secondary pixel switch and control element; Main pixel switch, secondary pixel switch include control end, input end and output terminal, and control element comprises input end and output terminal; The control end of main pixel switch connects a sweep trace, and the input end of main pixel switch connects a data line, and the output terminal of main pixel switch connects main pixel electrode; The output terminal of the control end connection control element of secondary pixel switch, the input end of secondary pixel switch is together connected same data line with the input end of main pixel switch, and the output terminal of secondary pixel switch connects time pixel electrode; The input end of control element is together connected same sweep trace with the control end of main pixel switch, for while sweep trace input sweep signal is with the main pixel switch of conducting or after the schedule time, conducting time pixel switch, and at least control time pixel switch maintains conducting state after main pixel switch transfers closedown to by conducting.
Wherein, control element also comprises control end, and control end connects next line sweep trace, for when next line sweep trace inputs sweep signal, closes time pixel switch.
Wherein, control element at least comprises two on-off elements, is at least respectively the first switch and second switch, and the first switch and second switch include control end, input end and output terminal; The control end of the first switch is together connected same sweep trace as the input end of control element with the control end of main pixel switch with input end, and the output terminal of the first switch connects the control end of time pixel switch as the output terminal of control element; The output terminal of second switch is connected with the output terminal of the first switch, and the input end of second switch is connected with the input end of the first switch, and the control end of second switch connects next line sweep trace as the control end of control element.
Wherein, main pixel switch, secondary pixel switch, the first switch and second switch are thin film transistor (TFT), and the control end of main pixel switch, secondary pixel switch, the first switch and second switch, input end and output terminal correspond to the grid of thin film transistor (TFT), source electrode and drain electrode respectively.
Wherein, array base palte also comprises the dark space in corresponding light tight region, dark space be arranged between pixel cell at least partially, sweep trace, main pixel switch, secondary pixel switch and control element are all in the layout of between pixel cell.
For solving the problems of the technologies described above, another technical solution used in the present invention is: provide a kind of liquid crystal indicator, comprise array base palte, array base palte comprise multiple pixel cell in arrayed, many row to data line and many row to sweep trace; Each pixel cell comprises main pixel electrode, secondary pixel electrode, main pixel switch, secondary pixel switch and control element; Main pixel switch, secondary pixel switch include control end, input end and output terminal, and control element comprises input end and output terminal; The control end of main pixel switch connects a sweep trace, and the input end of main pixel switch connects a data line, and the output terminal of main pixel switch connects main pixel electrode; The output terminal of the control end connection control element of secondary pixel switch, the input end of secondary pixel switch is together connected same data line with the input end of main pixel switch, and the output terminal of secondary pixel switch connects time pixel electrode; The input end of control element is together connected same sweep trace with the control end of main pixel switch, for while sweep trace input sweep signal is with the main pixel switch of conducting or after the schedule time, conducting time pixel switch, and at least control time pixel switch maintains conducting state after main pixel switch transfers closedown to by conducting.
Wherein, control element also comprises control end, and control end connects next line sweep trace, for when next line sweep trace inputs sweep signal, closes time pixel switch.
Wherein, control element at least comprises two on-off elements, is at least respectively the first switch and second switch, and the first switch and second switch include control end, input end and output terminal; The control end of the first switch is together connected same sweep trace as the input end of control element with the control end of main pixel switch with input end, and the output terminal of the first switch connects the control end of time pixel switch as the output terminal of control element; The output terminal of second switch is connected with the output terminal of the first switch, and the input end of second switch is connected with the input end of the first switch, and the control end of second switch connects next line sweep trace as the control end of control element.
Wherein, main pixel switch, secondary pixel switch, the first switch and second switch are thin film transistor (TFT), and the control end of main pixel switch, secondary pixel switch, the first switch and second switch, input end and output terminal correspond to the grid of thin film transistor (TFT), source electrode and drain electrode respectively.
Wherein, array base palte also comprises the dark space in corresponding light tight region, dark space be arranged between pixel cell at least partially, sweep trace, main pixel switch, secondary pixel switch and control element are all in the layout of between pixel cell.
The invention has the beneficial effects as follows: in array base palte of the present invention, pixel cell comprises main pixel switch, secondary pixel switch and control element, the control end of secondary pixel switch and the output terminal of control element, and the input end of control element and the control end of main pixel switch are together connected same sweep trace, for while this sweep trace input sweep signal is with the main pixel switch of conducting or after the schedule time, conducting time pixel switch, and at least control time pixel switch conducting after the conducting of main pixel switch transfers closedown to, therefore the conducting respectively within the different time of winner's pixel switch and time pixel switch is enable by the effect of control element, can realize thus using same sweep trace and data line to input different voltage signals to main pixel electrode and time pixel electrode respectively, and then make winner's pixel electrode and time pixel electrode coating-forming voltage poor and reach effect of wide angle, reduce the consumption of sweep trace simultaneously, and then decrease the use amount of scanning drive chip.
Accompanying drawing explanation
Fig. 1 is the dot structure schematic diagram of a kind of display panels in prior art;
Fig. 2 is the structural representation of an embodiment of array base palte of the present invention;
Fig. 3 is the structural representation of another embodiment of array base palte of the present invention;
Fig. 4 is the structural representation of the specific implementation of the array base palte of Fig. 3;
Fig. 5 is the drive signal waveform figure of the pixel cell of Fig. 4.
Embodiment
Below in conjunction with drawings and embodiments, the present invention is described in detail.
Consult Fig. 2, in an embodiment of array base palte of the present invention, array substantially comprise multiple pixel cell 20 in arrayed, many row to data line 30 and many row to sweep trace 40.The corresponding data line 30 of each pixel cell 20 and a sweep trace 40.
Wherein, each pixel cell 20 comprises main pixel electrode 201, secondary pixel electrode 202, main pixel switch 203, secondary pixel switch 204 and control element 205.Main pixel electrode 201 is connected with data line 30 and sweep trace 40 respectively by main pixel switch 203, to work under the acting in conjunction of data line 30 and sweep trace 40.Secondary pixel electrode 202 is connected with data line 30 and sweep trace 40 by time pixel switch 204, respectively to work under the acting in conjunction of data line 30 and sweep trace 40.Further, main pixel switch 203 comprises control end G1, input end S1 and output terminal D1, and its control end G1 connects sweep trace 40, and input end S1 connection data line 30, output terminal D1 connects main pixel electrode 201.Secondary pixel switch 204 comprises control end G2, input end S2 and output terminal D2, control element 205 comprises input end S3 and output terminal D3, the output terminal D3 of the control end G2 connection control element 205 of secondary pixel switch 204, the input end S2 of secondary pixel switch 204 and the input end S1 of main pixel switch 203 together connection data line 30, its output terminal D2 connects time pixel electrode 202.The input end S3 of control element 205 is together connected sweep trace 40 with the control end G1 of main pixel switch 203.
Present embodiment, conducting and the closedown of time pixel switch 204 is controlled by control element 205, to make data line 30 can input varying voltage signal to main pixel electrode 201 and time pixel electrode 202 respectively, and then make main pixel electrode 201 and time pixel electrode 202 coating-forming voltage poor and reach effect of wide angle.Particularly, control element 205 inputs sweep signal with while the main pixel switch 203 of conducting for sweep trace 40, conducting time pixel switch 204, and control time pixel switch 204 still maintains conducting state after main pixel switch 203 transfers closedown to by conducting.Furthermore, after sweep trace 40 inputs sweep signal, sweep signal is by the input end S3 of the control end G1 and control element 205 that input main pixel switch 203 simultaneously, the conducting of main pixel switch 203, now data line 30 inputs voltage signal needed for main pixel electrode 201 to main pixel electrode 201 by main pixel switch 203.Sweep signal inputs to the control end G2 of time pixel switch 204 with conducting time pixel switch 204 by control element 205, although the voltage signal of the main pixel electrode 201 that data line 30 inputs also can enter into time pixel electrode 202, because the reaction time of human eye is perceived more slowly and not easily.After the driving completing main pixel electrode 201, sweep trace 40 stops input sweep signal, main pixel switch 203 is closed, now control element 205 controls time pixel switch 204 and still maintains conducting state, and then data line 30 can input secondary voltage signal needed for pixel electrode 202 to time pixel electrode 202, completes the driving of time pixel electrode 202 with this.
The control element 205 of present embodiment is the device comprising timer and energy-storage travelling wave tube, when sweep trace 40 inputs sweep signal, sweep signal is conducting time pixel switch 204 by control element 205, and the energy storage device of control element 205 starts stored energy, after sweep trace 40 stops input sweep signal, energy storage device discharges its energy and makes the control end G2 of time pixel switch 204 can continue obtain sweep signal and keep conducting state, and stop releasing energy after reaching the schedule time by the time action control energy storage device of timer, and then control time pixel switch 204 is closed after the schedule time.
In addition, in another embodiment, also can by the time action of timer make control element 205 sweep trace 40 input sweep signal with the schedule time of the main pixel switch 203 of conducting after, then conducting time pixel switch 204.
By the way, under the effect of control element 205, it is still conducting state that main pixel switch 203 closes rear pixel switch 204, make winner's pixel switch 203 not identical with the time of time pixel switch 204 conducting, thus data line 30 in main pixel switch 203 and the corresponding ON time of time pixel switch 204 respectively to main pixel electrode 201 and time pixel electrode 202 input voltage signal, and then it is identical to control the voltage signal that main pixel electrode 201 and time pixel electrode 202 input, make winner's pixel electrode 201 and time pixel electrode 202 coating-forming voltage poor and reach effect of wide angle.In addition, present embodiment only need use a sweep trace 40 and a main pixel electrode 201 of the common driving of data line 30 and time pixel electrode 202 and reach effect of wide angle, decrease the consumption of sweep trace 40, and then reduce the use amount of scanning drive chip, be conducive to reducing costs.
Certainly, control element 205 can also be the device only comprising energy-storage travelling wave tube, or possesses the device of Clamping voltages function, after sweep trace 40 stops input sweep signal, still make output terminal remain on Clamping voltages, and then make time pixel switch 204 maintain conducting state.
Be in the embodiment of the device possessing Clamping voltages function corresponding to control element, as Fig. 3, control element 505 also comprises control end G3, and its control end G3 connects next line sweep trace 80, for closing time pixel switch 504 when sweep trace 80 inputs sweep signal.
Consult Fig. 4 further, Fig. 4 is the structural representation of the specific implementation of the array base palte of Fig. 3.Control element 505 comprises the first switch 5051 and second switch 5052.Wherein, the first switch 5051 comprises control end G4, input end S4 and output terminal D4, and second switch 5052 comprises control end G5, input end S5 and output terminal D5.The control end G4 of the first switch 5051 is connected with input end S4, and the output terminal D4 being together connected same sweep trace 70, first switch 5051 as input end S3 and the control end G1 of main pixel switch 503 of control element 505 connects the control end G2 of time pixel switch 504 as the output terminal D3 of control element 505.The output terminal D5 of second switch 5052 connects the output terminal D4 of the first switch 5051, the input end S5 of second switch 5052 connects the input end S4 of the first switch 5051, and the control end G5 of second switch 5052 connects next line sweep trace 80 as the control end G3 of control element 505.
By the interaction of next line sweep trace 80, first switch 5051 and second switch 5052 to control conducting and the closedown of time pixel switch 504, main pixel switch 503 and time pixel switch 504 conducting within the different time can be realized, so make main pixel electrode 501 and time pixel electrode 502 can coating-forming voltage poor.Particularly, see also the signal waveforms shown in Fig. 5, the sweep signal of present embodiment is high level pulse signal.Sweep trace 70 input high level signal is to control main pixel switch 503 and the first switch 5051 conducting, and the input end S4 of the first switch 5051 is also connected with sweep trace 70, high level signal after the first switch 5051 conducting is inputted from the input end S4 of the first switch 5051, and exported to the control end G2 of time pixel switch 504 by output terminal D4, with conducting time pixel switch 504.After the conducting of main pixel switch 503, within the t1 time, data line inputs required voltage signal to main pixel electrode 501.Although although the voltage signal of main pixel electrode 501 also can input to time pixel electrode 502 within the t1 time, because the reaction time of human eye is comparatively slow, therefore not easily perceive.After completing the voltage signal input needed for main pixel electrode 501, sweep trace 70 stops input high level signal, now because the control end G4 of the first switch 5051 is connected with input end S4, the input end S3 of control element 505 is made also to maintain high level signal, and then make the control end G2 of time pixel switch 504 within the time of t2, still have high level signal to input, keep conducting state to make time pixel switch 504.Within the time of t2, main pixel switch 503 is closed and secondary pixel switch 504 conducting, and data line 60 inputs required voltage signal to secondary pixel electrode 502.Therefore, because main pixel switch 503 is not identical with the time of time pixel switch 504 conductings, different voltage signals can be inputted to make main pixel electrode 501 poor with time pixel electrode 502 coating-forming voltage to main pixel electrode 501 and time pixel electrode 502 respectively within the t1 time and in the t2 time, and then the region controlling main pixel electrode 501 place is not identical with the liquid crystal deflecting element angle in the region at time pixel electrode 502 place, reaches effect of wide angle.
After data line 60 inputs required voltage signal to secondary pixel electrode 502, start the scanning of next line pixel cell.Now, next line sweep trace 80 input high level signal, second switch 5052 conducting, and be connected due to the input end S5 of second switch 5052, the input end S3 of output terminal D5 respectively with the first switch 5051, output terminal D3, when second switch 5052 conducting, input end S3, the output terminal D4 of the first switch 5051 and input end S5, the output terminal D5 of second switch 5052 form loop, the high level signal of the input end S3 of the first switch 5051 is dragged down, thus the control end G2 of secondary pixel switch 504 does not have high level signal to input, secondary pixel switch 504 is closed.
Therefore, for secondary pixel switch 504, when sweep trace 70 inputs sweep signal, first switch 5051 controls time pixel switch 504 conducting, and after sweep trace 70 stops input sweep signal and before next line sweep trace 80 inputs sweep signal, control time pixel switch 504 and still keep conducting state, and then make data line 60 can input different voltage signals to main pixel electrode 501 and time pixel electrode 502 respectively.When sweep trace 80 inputs sweep signal, second switch 5052 controls time pixel and closes, and completes the driving of pixel cell 50 thus.
The main pixel switch 503 of present embodiment, secondary pixel switch 504, first switch 5051 and second switch 5052 can be all thin film transistor (TFT)s, its control end corresponds to the grid of thin film transistor (TFT), input end corresponds to the source electrode of thin film transistor (TFT), and output terminal corresponds to the drain electrode of thin film transistor (TFT).Certainly, in other embodiments, main pixel switch, secondary pixel switch, the first switch and second switch also can be other gauge tap, as triode, Darlington transistor etc., do not limit this.
In addition, the array base palte of present embodiment also comprises the dark space (not shown) in corresponding light tight region, this dark space be arranged between pixel cell at least partially.In order to improve aperture opening ratio, sweep trace 70, main pixel switch 503, secondary pixel switch 504 and control element 505 are all in the layout of between pixel cell, as shown in fig. 4, sweep trace 70, main pixel switch 503 and the first switch 5051 are in the layout of between pixel cell 50 and a upper pixel cell (not shown), and secondary pixel electrode 504 and second switch 5052 are in the layout of between pixel cell 50 and next pixel cell 90.
Present embodiment, by the first switch 5051, corresponding control time pixel switch 504 conducting and closedown under the acting in conjunction of second switch 5052 and next line sweep trace 80, thus make winner's pixel switch 503 and time pixel switch 504 conducting within the different time, and then make data line 60 can input different voltage signals to main pixel electrode 501 and time pixel electrode 502 respectively, to reach effect of wide angle, and a corresponding sweep trace 70 of pixel cell 50 and a data line 60, can complete and drive during main pixel electrode 501 and time pixel electrode 502 different and then reach effect of wide angle, decrease the use amount of sweep trace, be conducive to reducing costs, also aperture opening ratio can be improved simultaneously.
The present invention also provides an a kind of embodiment of liquid crystal indicator, and it is basic that liquid crystal indicator comprises array, and this array base palte is the array base palte in the respective embodiments described above.
The foregoing is only embodiments of the present invention; not thereby the scope of the claims of the present invention is limited; every utilize instructions of the present invention and accompanying drawing content to do equivalent structure or equivalent flow process conversion; or be directly or indirectly used in other relevant technical fields, be all in like manner included in scope of patent protection of the present invention.
Claims (10)
1. an array base palte, comprise multiple pixel cell in arrayed, many row to data line and many row to sweep trace, each described pixel cell comprises main pixel electrode, secondary pixel electrode, main pixel switch and secondary pixel switch, described main pixel switch, secondary pixel switch includes control end, input end and output terminal, the control end of described main pixel switch connects a described sweep trace, the input end of described main pixel switch connects a described data line, the output terminal of described main pixel switch connects described main pixel electrode, the input end of described pixel switch is together connected data line described in same with the input end of described main pixel switch, the output terminal of described pixel switch connects described pixel electrode, it is characterized in that,
Described pixel cell also comprises control element, described control element comprises input end and output terminal, the control end of described pixel switch connects the output terminal of described control element, the input end of described control element is together connected sweep trace described in same with the control end of described main pixel switch, for while described sweep trace input sweep signal is with the main pixel switch of conducting or after the schedule time, time pixel switch described in conducting, and at least control described pixel switch maintain conducting state after described main pixel switch transfers closedown to by conducting.
2. array base palte according to claim 1, is characterized in that,
Described control element also comprises control end, and described control end connects next line sweep trace, for when described next line sweep trace inputs sweep signal, closes described pixel switch.
3. the array base palte according to any one of claim 1 and 2, is characterized in that,
Described control element at least comprises two on-off elements, is at least respectively the first switch and second switch, and described first switch and second switch include control end, input end and output terminal;
The control end of described first switch and input end are together connected sweep trace described in same as the input end of described control element with the control end of described main pixel switch, and the output terminal of described first switch connects the control end of described pixel switch as the output terminal of described control element;
The output terminal of described second switch is connected with the output terminal of described first switch, and the input end of second switch is connected with the input end of the first switch, and the control end of described second switch connects next line sweep trace as the control end of described control element.
4. array base palte according to claim 3, is characterized in that,
Described main pixel switch, secondary pixel switch, the first switch and second switch are thin film transistor (TFT), and the control end of described main pixel switch, secondary pixel switch, the first switch and second switch, input end and output terminal correspond to the grid of thin film transistor (TFT), source electrode and drain electrode respectively.
5. array base palte according to claim 1, is characterized in that,
Described array base palte also comprises the dark space in corresponding light tight region, described dark space be arranged between pixel cell at least partially, described sweep trace, main pixel switch, secondary pixel switch and control element are all in the layout of between pixel cell.
6. a liquid crystal indicator, comprise array base palte, described array base palte comprises multiple pixel cell in arrayed, many row to data line and many row to sweep trace, each described pixel cell comprises main pixel electrode, secondary pixel electrode, main pixel switch and secondary pixel switch, described main pixel switch, secondary pixel switch includes control end, input end and output terminal, the control end of described main pixel switch connects a described sweep trace, the input end of described main pixel switch connects a described data line, the output terminal of described main pixel switch connects described main pixel electrode, the input end of described pixel switch is together connected data line described in same with the input end of described main pixel switch, the output terminal of described pixel switch connects described pixel electrode, it is characterized in that,
Described pixel cell also comprises control element, described control element comprises input end and output terminal, the control end of described pixel switch connects the output terminal of described control element, the input end of described control element is together connected sweep trace described in same with the control end of described main pixel switch, for while described sweep trace input sweep signal is with the main pixel switch of conducting or after the schedule time, time pixel switch described in conducting, and at least control described pixel switch maintain conducting state after described main pixel switch transfers closedown to by conducting.
7. liquid crystal indicator according to claim 6, is characterized in that,
Described control element also comprises control end, and described control end connects next line sweep trace, for when described next line sweep trace inputs sweep signal, closes described pixel switch.
8. the liquid crystal indicator according to any one of claim 7 and 6, is characterized in that,
Described control element at least comprises two on-off elements, is at least respectively the first switch and second switch, and described first switch and second switch include control end, input end and output terminal;
The control end of described first switch and input end are together connected sweep trace described in same as the input end of described control element with the control end of described main pixel switch, and the output terminal of described first switch connects the control end of described pixel switch as the output terminal of described control element;
The output terminal of described second switch is connected with the output terminal of described first switch, and the input end of second switch is connected with the input end of the first switch, and the control end of described second switch connects next line sweep trace as the control end of described control element.
9. liquid crystal indicator according to claim 8, is characterized in that,
Described main pixel switch, secondary pixel switch, the first switch and second switch are thin film transistor (TFT), and the control end of described main pixel switch, secondary pixel switch, the first switch and second switch, input end and output terminal correspond to the grid of thin film transistor (TFT), source electrode and drain electrode respectively.
10. liquid crystal indicator according to claim 6, is characterized in that,
Described array base palte also comprises the dark space in corresponding light tight region, described dark space be arranged between pixel cell at least partially, described sweep trace, main pixel switch, secondary pixel switch and control element are all in the layout of between pixel cell.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310038640.7A CN103091923B (en) | 2013-01-31 | 2013-01-31 | Array substrate and liquid crystal display device |
| PCT/CN2013/071378 WO2014117412A1 (en) | 2013-01-31 | 2013-02-05 | Array substrate and liquid crystal display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310038640.7A CN103091923B (en) | 2013-01-31 | 2013-01-31 | Array substrate and liquid crystal display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103091923A CN103091923A (en) | 2013-05-08 |
| CN103091923B true CN103091923B (en) | 2015-02-18 |
Family
ID=48204687
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310038640.7A Active CN103091923B (en) | 2013-01-31 | 2013-01-31 | Array substrate and liquid crystal display device |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN103091923B (en) |
| WO (1) | WO2014117412A1 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106249496B (en) * | 2016-08-31 | 2020-02-18 | 深圳市华星光电技术有限公司 | Pixel unit, pixel driving circuit and driving method |
| CN106773409A (en) * | 2016-12-30 | 2017-05-31 | 深圳市华星光电技术有限公司 | A kind of PSVA display panels and display device |
| CN111323974A (en) * | 2020-03-18 | 2020-06-23 | Tcl华星光电技术有限公司 | Pixel and liquid crystal display panel |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1866087A (en) * | 2005-11-30 | 2006-11-22 | 友达光电股份有限公司 | Single-gap transflective liquid crystal display panel and its optical characteristic improving method |
| CN101916017A (en) * | 2010-07-30 | 2010-12-15 | 友达光电股份有限公司 | Pixel array, LCD (Liquid Crystal Display) panel and driving method of pixel array |
| CN102879966A (en) * | 2012-10-18 | 2013-01-16 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101414043B1 (en) * | 2007-12-04 | 2014-07-21 | 삼성디스플레이 주식회사 | Thin film transistor substrate |
| JP4706729B2 (en) * | 2008-07-14 | 2011-06-22 | カシオ計算機株式会社 | Liquid crystal display device |
-
2013
- 2013-01-31 CN CN201310038640.7A patent/CN103091923B/en active Active
- 2013-02-05 WO PCT/CN2013/071378 patent/WO2014117412A1/en active Application Filing
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1866087A (en) * | 2005-11-30 | 2006-11-22 | 友达光电股份有限公司 | Single-gap transflective liquid crystal display panel and its optical characteristic improving method |
| CN101916017A (en) * | 2010-07-30 | 2010-12-15 | 友达光电股份有限公司 | Pixel array, LCD (Liquid Crystal Display) panel and driving method of pixel array |
| CN102879966A (en) * | 2012-10-18 | 2013-01-16 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103091923A (en) | 2013-05-08 |
| WO2014117412A1 (en) | 2014-08-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102233626B1 (en) | Display device | |
| US10146362B2 (en) | Shift register unit, a shift register, a driving method, and an array substrate | |
| US10192510B2 (en) | Source driving module generating two groups of gamma voltages and liquid crystal display device using same | |
| CN102725788B (en) | Pixel circuit and display device | |
| CN102498510B (en) | Pixel circuit and display device | |
| CN103454823B (en) | A kind of array base palte and display panels | |
| CN105989812A (en) | Display panel | |
| EP2690491B1 (en) | Array substrate, liquid crystal panel and liquid crystal display device | |
| CN104464678A (en) | Liquid crystal display device and driving method thereof | |
| CN104155820A (en) | Array substrate and driving method | |
| CN105118470A (en) | Grid electrode driving circuit and grid electrode driving method, array substrate and display panel | |
| CN104460082A (en) | Liquid crystal display with touch function and touch detection method of liquid crystal display | |
| CN105448250B (en) | The grid drive method and drive module of display | |
| CN104094346A (en) | Drive device and display device | |
| CN105529006A (en) | Grid drive circuit and liquid crystal displayer | |
| US11430400B2 (en) | Display panel, driving method and display device | |
| CN104464680A (en) | Array substrate and display device | |
| WO2020113647A1 (en) | Display panel, driving method and display apparatus | |
| CN103091923B (en) | Array substrate and liquid crystal display device | |
| WO2014048007A1 (en) | Driver circuit, liquid crystal display device, and driving method | |
| CN103996384A (en) | Liquid crystal display (LCD) and driving mode thereof | |
| CN105390102A (en) | Gate driving circuit and display device using circuit | |
| US20210090481A1 (en) | Clock Signal Test Circuit, Control Method Thereof, Display Panel and Test Device | |
| US20240221630A1 (en) | Display panel and driving method for the same, and display device | |
| US20210027729A1 (en) | Driving method and driving device of display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 518132 No. 9-2 Ming Avenue, Guangming New District, Guangdong, Shenzhen Patentee after: TCL China Star Optoelectronics Technology Co.,Ltd. Address before: 518000 Guangdong province Shenzhen Guangming New District Office of Gongming Tong community tourism industry science and Technology Parks Road Building 1 first floor B District Patentee before: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY Co.,Ltd. |