CN102969302B - Based on the electron beam overlay mark and preparation method thereof of hafnium oxide - Google Patents
Based on the electron beam overlay mark and preparation method thereof of hafnium oxide Download PDFInfo
- Publication number
- CN102969302B CN102969302B CN201210475683.7A CN201210475683A CN102969302B CN 102969302 B CN102969302 B CN 102969302B CN 201210475683 A CN201210475683 A CN 201210475683A CN 102969302 B CN102969302 B CN 102969302B
- Authority
- CN
- China
- Prior art keywords
- substrate
- resistant
- mark
- hafnium oxide
- electronic corrosion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Abstract
The invention discloses a kind of electron beam lithography overlay mark based on hafnium oxide, belong to semiconductor device field of micro-Na manufacture, it comprises substrate and is plated in the HfO_2 film mark on substrate.Present invention also offers manufacture method, be specially: (1) cleaning substrate; (2) spin coating electronic corrosion-resistant on substrate, forms the graphic array of overlay mark in electronic corrosion-resistant by e-beam lithography; (3) evaporation HfO_2 film on electronic corrosion-resistant and substrate; (4) peel off the HfO_2 film being attached to positive electronic corrosion-resistant, obtain hafnium oxide mark.Present invention employs high temperature resistant, adhesiveness good, cheap hafnium oxide to be to make the overlay mark of electron beam lithography.Compared with marking with traditional " titanium+gold ", reduce process costs, solve gold mark and Si substrate adhesion problem of poor, improve overlay mark to the adhesiveness of substrate and high-temperature capability, maintain higher alignment precision.
Description
Technical field
The invention belongs to semiconductor device field of micro-Na manufacture, specifically, relate to a kind of electron beam lithography overlay mark based on hafnium oxide and preparation method thereof.
Background technology
With complementary metal oxide semiconductors (CMOS) (CMOS, Complementary Metal OxideSemiconductor) technique be main flow semiconductor technology continue develop rapidly along " Moore's Law ", the characteristic size of device enters into nanometer scale, the integrated level of chip is more and more higher, this proposes more and more stricter requirement to the precision of semiconductor technology, in technical process, only reduce the trueness error of each link as far as possible, the component failure brought because of error could be reduced.
Electron-beam lithography system is high with its precision, do not need the advantages such as mask to play more and more important role in the minute manufacturing process of semiconductor device.In semiconductor device minute manufacturing, the making of a device often needs to use several times the electron beam exposure of even tens times, and the factor affecting exposure technology error is except the resolution of electron beam lithography machine and the precision of electronic corrosion-resistant, also has the precision of overlay alignment.
What the alignment process of conditional electronic bundle etching system was used is marked with two kinds: recessed marks and metal marker.
A () recessed marks uses generally in ordinary semiconductor substrates (as Si, InP, GaAs etc.) electron beam alignment process because its technique is simple, cost of manufacture is low, precision is higher.Recessed alignment marks requires that mark depths is greater than 2 μm, mark sidewall, thus high-power electron beam can be differentiated and obtain accurate registration signal.And at si-substrate integrated circuit and optoelectronic intagration field widely used SOI(Silicon On Insulator, structure divides three layers: top layer Si, buried regions SiO
2and substrate Si, especially top layer Si thickness is lower than the SOI of 1 μm), in order to reach the degree of depth of needs, need when making recessed marks after wearing top layer Si quarter, continue etching buried regions SiO
2.Because common electronic corrosion-resistant (as PMMA, ZEP520) is very low to the etching selection ratio of silicon dioxide, be not suitable for being darker SiO
2etching; Also be difficult in etching ensure Si and SiO
2the steepness of interface sidewall, so recessed marks is difficult to SOI substrate compatible in technique.
B () metal marker is added by metal evaporation peels off acquisition, and the thickness of metallic film is generally greater than 70nm, preferably selects heavy metal (as Au, W etc.) to obtain high signal to noise ratio.Traditional overlay mark is golden as material, but due to golden very poor with the adhesiveness of silicon, therefore need first to plate thin titanium layer, then plate certain thickness gold.
" titanium+gold " mark has become the main flow selection of electron beam photoetching alignment mark in silicon substrate and SOI substrate at present.But " titanium+gold " mark also has its shortcoming: the price of gold target material is very expensive; Gold is very poor with silicon substrate adhesiveness, needs titanizing by gold together with silicon adhesion; The fusing point of gold is 1063 DEG C, if sample needs for the technique such as high-temperature thermal oxidation or epitaxial growth, just there will be metal melt distortion, metal diffusion, then pollutes oxidation or epitaxially grown cavity, bring very serious consequence.
Summary of the invention
The object of the present invention is to provide a kind of electron beam lithography overlay mark based on new material, to reduce process costs, improve overlay mark to the adhesiveness of substrate and high-temperature capability.
Based on an electron beam lithography overlay mark for hafnium oxide, comprise substrate and be plated in the HfO_2 film mark on substrate.
Further, described HfO_2 film is labeled as the regular figures such as square, cross or " L " shape.
Further, described HfO_2 film mark thickness is 10 ~ 1000nm.
Based on an electron beam lithography overlay mark manufacture method for hafnium oxide, be specially:
(1) substrate is cleaned;
(2) spin coating electronic corrosion-resistant on substrate, forms the graphic array of overlay mark in positive electronic corrosion-resistant by e-beam lithography;
(3) evaporation HfO_2 film on electronic corrosion-resistant and substrate;
(4) peel off the HfO_2 film being attached to electronic corrosion-resistant, obtain HfO_2 film mark.
Further, described step (2) adopts positivity or negative electronic erosion-resisting agent, preferred positive electronic corrosion-resistant, such as PMMA or ZEP520.
Further, the evaporation coating method of described step (3) is electron beam evaporation deposition method, can obtain the hafnium oxide mark of neat in edge, sidewall.
Further, acetone selected by the stripping reagent of described step (4), is used alternatingly acetone ultrasonic cleaning and deionized water rinsing to accelerate peeling rate.
Step (1), (2), (3), (4) are preferably carried out in ultra-clean environment (thousand inter-stages), avoid the spin coating of dust residual on substrate, particles effect electronic corrosion-resistant to such an extent as to the exposure quality of reduction electron beam lithography.
Compared to the prior art, technique scheme tool has the following advantages:
(1) adopt hafnium oxide material to replace traditional " titanium+gold " material, reduce the cost of manufacture of overlay mark;
(2) hafnium oxide mark fusing point is high, applied widely;
(3) adhesiveness of hafnium oxide and silicon substrate is strong, and the hafnium oxide being plated in silicon or SOI substrate surface is marked in ultrasonic cleaning and can not comes off or be shifted;
(4) to be marked at the signal to noise ratio of the registration signal under electronic scanning high for hafnium oxide, can ensure higher alignment precision (being less than 25nm).
Accompanying drawing explanation
Fig. 1 is sectional view of the present invention;
Fig. 2 is the fabrication processing figure of the specific embodiment of the invention;
Fig. 3 is the domain testing alignment precision in the specific embodiment of the invention;
Fig. 4 is ESEM (SEM) figure testing alignment precision in the specific embodiment of the invention, and measured zone is the dashed rectangle in Fig. 3.
Figure labeling description:
1 silicon 2 hafnium oxide 3 electronic corrosion-resistant PMMA 4 electronic corrosion-resistant ZEP520
Embodiment
In order to illustrate further content of the present invention, below in conjunction with accompanying drawing, by the description to specific embodiment, further the present invention is elaborated.
Hafnium oxide (HfO
2) be a kind of ceramic material with broad-band gap and high-k, recently industrial quarters particularly microelectronic cause concern extremely.The chemical stability of HfO_2 film is high, has and contacts good thermodynamic stability and Lattice Matching with silicon, completely compatible with traditional CMOS technology.The present invention selects hafnium oxide as the material of overlay mark, and concrete reason is as follows:
The stable chemical nature of (a) hafnium oxide, water insoluble, hydrochloric acid and nitric acid;
B the fusing point of () hafnium oxide is high, can reach more than 2500 DEG C, is that the twice of golden fusing point (1063 DEG C) is many;
C the adhesiveness of () hafnium oxide and silicon substrate is strong, the hafnium oxide being plated in surface of silicon is marked in ultrasonic cleaning and can not comes off or be shifted;
D the target price of () hafnium oxide is lower, material cost is equivalent to 1/40 of gold mark.
E () hafnium oxide is the oxide of heavy metal element hafnium (Hf), wherein the atomic weight of hafnium (Hf) is 178.49, close with gold (atomic weight 196.97), therefore uses hafnium oxide also can obtain good electronic scanning registration signal as marker material.
F () hafnium oxide is current most one of high-k gate dielectric material being hopeful replacement of silicon dioxide, completely compatible with CMOS technology.
For the foregoing reasons, the present invention proposes the electron beam lithography overlay mark based on hafnium oxide.
Fig. 1 is the sectional view of the electron beam lithography overlay mark based on hafnium oxide of the present invention, namely on silicon substrate 1, the blockage of hafnium oxide 2 is plated as alignment mark during electron beam lithography alignment, plate the thickness of hafnium oxide preferably between 10 ~ 1000nm, hafnium oxide is labeled as the regular figures such as square, cross or " L " shape.Overlay mark is generally positioned at the corner of the element layout of required exposure.
Fig. 2 is the making of hafnium oxide overlay mark and uses alignment process to make the process chart of " T-slot ", is described below respectively;
As shown in Fig. 2-1, at the upper spin coating electronic corrosion-resistant of the substrate cleaned up (Si substrate or SOI substrate), this example selects positive electronic corrosion-resistant PMMA, the revolution of sol evenning machine is 2000rpm, spin coating time 1min, and adopt hot plate to toast 3min30s under the condition of 170 DEG C, now PMMA glue is thick in 400nm.
As shown in Fig. 2-2, in positive electronic corrosion-resistant, formed the quadrate array of overlay mark by e-beam lithography.Electron beam exposure adopts the EBPG 5000+ electron-beam lithography system of VISTEC company, accelerating voltage 100KV, and needed for exposure PMMA, electron dose is 1000 μ C/cm
2, select beam spot scanning step to be 20nm, select electronic beam current 10nA.Sample is placed on methylisobutylketone (MIBK) after having exposed: develop in the solution of isopropyl alcohol (IPA)=1:3 30s, then immerses fixing 30s in IPA, dry up with nitrogen after taking-up.The cross section having exposed rear PMMA glue must in steep or inverted trapezoidal structure.
As Figure 2-3, use the mode of electron beam evaporation deposition to evaporation hafnium oxide on substrate and electronic corrosion-resistant.Electron beam evaporation deposition machine adopts the high-velocity electrons focused on bombard target and heat target.When hafnium oxide is heated to more than its gasification temperature, hafnium oxide molecule will upwards on evaporation and diffusion to the substrate be positioned at above crucible and accumulation film forming.Just because of this, the film adopting electron beam evaporation to be formed only can be plated in PMMA glue 3 and substrate surface, then or can not seldom have hafnium oxide accumulation at the sidewall of PMMA glue, and peeling off can be more convenient, to plate the sidewall of HfO_2 film more steep.In substrate fixture during experiment, sample and hafnium oxide target being respectively charged into electron beam evaporation and resistant to elevated temperatures molybdenum crucible, before evaporation, chamber vacuum is evacuated to 8e-6torr, sets underlayer temperature 100 DEG C, evaporation rate
, HfO_2 film thickness 200nm.Described electron beam evaporation system is the EB700s electron beam evaporation system of AlphaPlus company.
As in Figure 2-4, adopt the HfO_2 film on acetone ultrasonic stripping PMMA glue surface, leave the hafnium oxide mark of evaporation at substrate surface.Requirement for overlay mark is neat in edge, sidewall, so that electron beam exposure system finds out the coordinate of mark center accurately, improves the precision of alignment.
As shown in Figure 2-5, spin coating positive electronic corrosion-resistant ZEP520 on the substrate marked with hafnium oxide, spin coating revolution 4000rpm, time 60s, and adopt hot plate to toast 3 minutes at 180 DEG C, now ZEP520 glue is thick is about 360nm.
As shown in figures 2-6, e-beam direct-writing exposure is adopted to transfer to needing the ground floor domain of alignment on ZEP520 glue 4.This step needs to adopt alignment process, allows electron-beam lithography system divergent bundle scan overlay mark to obtain the accurate coordinate of each mark center, and is labeled as an alignment unit with four, design layout be exposed in an alignment unit.Be immersed in dimethylbenzene the 70s that develops after having exposed, then transfer to fixing 30s in isopropyl alcohol (IPA).
As illustrated in figs. 2-7, adopt inductively coupled plasma etching (ICP) machine, with ZEP520 glue for mask, ground floor domain is transferred on substrate, etching depth 200nm.
As illustrated in figs. 2 through 8, again to clean after substrate ZEP520 electronic corrosion-resistant in spin coating, spin coating revolution 4000rpm, time 60s, and adopt hot plate to toast 3 minutes at 180 DEG C.
As shown in figs. 2-9, adopting electron-beam lithography system, being transferred to needing the second layer domain of alignment on ZEP520 glue by alignment process.
As shown in figs. 2-10, with ZEP520 glue for mask, ICP etching system is adopted to transfer on substrate by second layer domain, etching depth 800nm.
As shown in figs. 2-11, adopt the liquid (MICROPOSIT REMOVER 1165) that removes photoresist to remove ZEP520 glue, complete once the alignment of two layer patterns " T-slot ".
Embodiment: the measuring of hafnium oxide alignment precision.
Design layout is as Fig. 3, and left and right two parts represent respectively needs the two-layer waveguide of A, B of alignment.Wherein waveguide (namely white rectangular between and shade rectangular between blank parts) wide 500nm, B layer waveguide longitudinal arrangement is spaced apart 2.5 μm; The position deviation of that root waveguide in y direction that A, B layer is positioned at center is 0, along the arrangement period ratio B layer waveguide arrangement cycle large 25nm of y-axis forward and the waveguide of negative sense A layer.Adopt positive electronic corrosion-resistant ZEP520 to do mask, after the exposure of electron beam alignment, use ICP on substrate, etch about 200nm; Alignment error (as Fig. 4-Isosorbide-5-Nitrae-2) is measured under sample being delivered to ESEM after two-layer waveguide has etched.Fig. 4-Isosorbide-5-Nitrae-2 represents the alignment precision in x-axis direction and y-axis direction respectively, and the alignment result of obvious central waveguide is better than its side two Luciola substriata, illustrates that the alignment precision that hafnium oxide is marked at x-axis direction and y-axis direction is all less than 25nm.
Those skilled in the art will readily understand; the foregoing is only preferred embodiment of the present invention; not in order to limit the present invention, all any amendments done within the spirit and principles in the present invention, equivalent replacement and improvement etc., all should be included within protection scope of the present invention.
Claims (6)
1., based on once two layer pattern T-slot manufacture methods for hafnium oxide, be specially:
(1) Semiconductor substrate is cleaned;
(2) spin coating electronic corrosion-resistant on substrate, forms the graphic array of overlay mark in electronic corrosion-resistant by e-beam lithography;
(3) evaporation HfO_2 film on electronic corrosion-resistant and substrate;
(4) peel off the HfO_2 film being attached to electronic corrosion-resistant, obtain HfO_2 film mark;
(5) spin coating positive electronic corrosion-resistant ZEP520 on the substrate marked with hafnium oxide, spin coating revolution 4000rpm, time 60s, and adopt hot plate to toast 3 minutes at 180 DEG C, now ZEP520 glue is thick is 360nm;
(6) e-beam direct-writing exposure is adopted to transfer on ZEP520 glue (4) by needing the ground floor domain of alignment, this step needs to adopt alignment process, electron-beam lithography system divergent bundle is allowed to scan overlay mark to obtain the accurate coordinate of each mark center, and be labeled as an alignment unit with four, design layout is exposed in an alignment unit; Be immersed in dimethylbenzene the 70s that develops after having exposed, then transfer to fixing 30s in isopropyl alcohol;
(7) adopt inductively coupled plasma etching machine, with ZEP520 glue for mask, ground floor domain is transferred on substrate, etching depth 200nm;
(8) again to clean after substrate ZEP520 electronic corrosion-resistant in spin coating, spin coating revolution 4000rpm, time 60s, and adopt hot plate to toast 3 minutes at 180 DEG C;
(9) adopting electron-beam lithography system, transferring on ZEP520 glue by alignment process by needing the second layer domain of alignment;
(10) with ZEP520 glue for mask, adopt ICP etching system to transfer on substrate by second layer domain, etching depth 800nm;
(11) adopt the liquid that removes photoresist to remove ZEP520 glue, complete the alignment of once two layer pattern T-slot.
2. once two layer pattern T-slot manufacture methods according to claim 1, is characterized in that, described HfO_2 film thickness 10 ~ 1000nm.
3. once two layer pattern T-slot manufacture methods according to claim 1 and 2, is characterized in that, described overlay mark is square, cross or " L " shape.
4. once two layer pattern T-slot manufacture methods according to claim 1 and 2, is characterized in that, described (2) adopt positive electronic corrosion-resistant.
5. once two layer pattern T-slot manufacture methods according to claim 1 and 2, it is characterized in that, the evaporation coating method of described (3) is electron beam evaporation deposition method.
6. once two layer pattern T-slot manufacture methods according to claim 1 and 2, it is characterized in that, acetone selected by the stripping reagent of described (4), is used alternatingly acetone ultrasonic cleaning and deionized water rinsing to accelerate peeling rate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210475683.7A CN102969302B (en) | 2012-11-21 | 2012-11-21 | Based on the electron beam overlay mark and preparation method thereof of hafnium oxide |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210475683.7A CN102969302B (en) | 2012-11-21 | 2012-11-21 | Based on the electron beam overlay mark and preparation method thereof of hafnium oxide |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102969302A CN102969302A (en) | 2013-03-13 |
CN102969302B true CN102969302B (en) | 2015-08-26 |
Family
ID=47799348
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210475683.7A Expired - Fee Related CN102969302B (en) | 2012-11-21 | 2012-11-21 | Based on the electron beam overlay mark and preparation method thereof of hafnium oxide |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102969302B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103456659A (en) * | 2013-08-26 | 2013-12-18 | 中国电子科技集团公司第十三研究所 | Method for manufacturing photoetching registration mark for manufacturing semiconductor device |
CN104037163B (en) * | 2014-06-05 | 2017-02-15 | 中国电子科技集团公司第十三研究所 | Method for utilizing composite medium conductive film to achieve SiC substrate projection photoetching marking |
CN104656384A (en) * | 2015-02-28 | 2015-05-27 | 安庆美晶新材料有限公司 | Method for manufacturing substrate material with auxiliary positioning mark |
CN111564363B (en) * | 2020-04-24 | 2022-07-29 | 天津华慧芯科技集团有限公司 | Method for preparing overlay mark by electron beam lithography based on HSQ |
RU2746676C1 (en) * | 2020-09-01 | 2021-04-19 | Федеральное государственное автономное образовательное учреждение высшего образования "Национальный исследовательский университет "Московский институт электронной техники" | Thermally stable alignment mark for electronic lithography |
CN113093486B (en) * | 2021-04-15 | 2022-06-28 | 上海交通大学 | Universal alignment mark for electron beam lithography overlay and method of making the same |
CN117270339B (en) * | 2023-11-21 | 2024-02-27 | 中国科学院上海微***与信息技术研究所 | High-precision electron beam overlay mark on insulating substrate and preparation method |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4547649A (en) * | 1983-03-04 | 1985-10-15 | The Babcock & Wilcox Company | Method for superficial marking of zirconium and certain other metals |
CN101149563A (en) * | 2006-09-22 | 2008-03-26 | 中国科学院微电子研究所 | Method for manufacturing electron beam alignment mark and application thereof |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4008402A (en) * | 1974-07-18 | 1977-02-15 | Westinghouse Electric Corporation | Method and apparatus for electron beam alignment with a member by detecting X-rays |
GB2035132A (en) * | 1978-11-24 | 1980-06-18 | Beevers D | Coated glass and ceramic substrates |
JPS5772313A (en) * | 1980-10-24 | 1982-05-06 | Tdk Electronics Co Ltd | Ceramic electronic part |
JPS59103333A (en) * | 1982-12-03 | 1984-06-14 | Sanyo Electric Co Ltd | Electron beam exposing method |
JP3878755B2 (en) * | 1998-10-30 | 2007-02-07 | 京セラ株式会社 | Ceramic substrate |
JP4867373B2 (en) * | 2006-02-02 | 2012-02-01 | 株式会社ニコン | Wafer holder and semiconductor device manufacturing method |
WO2009093171A1 (en) * | 2008-01-23 | 2009-07-30 | Nxp B.V. | Improved phase control in hf- or zr-based high-k oxides |
JP5259211B2 (en) * | 2008-02-14 | 2013-08-07 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP2012099729A (en) * | 2010-11-04 | 2012-05-24 | Toshiba Corp | Template, method of forming template, and method of manufacturing semiconductor device |
-
2012
- 2012-11-21 CN CN201210475683.7A patent/CN102969302B/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4547649A (en) * | 1983-03-04 | 1985-10-15 | The Babcock & Wilcox Company | Method for superficial marking of zirconium and certain other metals |
CN101149563A (en) * | 2006-09-22 | 2008-03-26 | 中国科学院微电子研究所 | Method for manufacturing electron beam alignment mark and application thereof |
Non-Patent Citations (1)
Title |
---|
JBX-5000LS电子束混合光刻对准标记制作技术;陈宝钦等;《第十二届全国电子束、离子束、光子束学术会》;20050228;34-38 * |
Also Published As
Publication number | Publication date |
---|---|
CN102969302A (en) | 2013-03-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102969302B (en) | Based on the electron beam overlay mark and preparation method thereof of hafnium oxide | |
CN102983119B (en) | The upper recessed alignment marks for electron beam alignment of SOI and manufacture method | |
CN107579032B (en) | A kind of backside process method of compound semiconductor device | |
CN109314043A (en) | The deposit passivation layer on graphene platelet | |
CN107993956B (en) | Preparation method of line spacing standard sample wafer | |
CN105810615A (en) | Method and system for monitoring in-situ etching of etching sample by employing crystal oscillator | |
CN105551949A (en) | Method of adopting two-dimensional graphene thin film to improve conductivity of substrate during electron beam nano gate writing | |
CN109972087B (en) | Preparation method of microelectrode deposition mask | |
CN104677509B (en) | The technique for processing nanowire single photon detector using micro-nano mask plate | |
TW200525607A (en) | Method to avoid a laser markedstep height | |
CN105047548B (en) | A kind of method that electron beam exposure prepares 10 nano T-type grid | |
CN113295500A (en) | Preparation method of transmission electron microscope planar sample | |
CN106971952A (en) | Semiconductor device failure analysis sample and preparation method thereof, failure analysis method | |
CN108807162A (en) | T-type grid preparation method | |
CN107045975A (en) | The preparation method for Ohmic contact of being slotted based on the gallium nitride-based material that self-stopping technology is etched | |
CN112071753A (en) | Electronic component and preparation method thereof | |
KR100468865B1 (en) | Selective electrochemical etching method for two dimensional dopant profiling | |
CN102064122B (en) | Method for producing alignment mark for GaN power device | |
CN110571273A (en) | GaN HEMT device and method for synchronously preparing source, drain and grid | |
CN100530556C (en) | Nitride-based compound semiconductor, method of cleaning a compound semiconductor, method of producing the same, and substrate | |
TW201634928A (en) | Probe unit for test tools and method of manufacturing the same | |
Tan | Transport and optical measurements in van der Waals materials Fe3GeTe2 and WTe2 | |
Para et al. | Wafer Level Integration of 3-D Heat Sinks in Power ICs | |
JP5172904B2 (en) | Wide gap semiconductor substrate and method of manufacturing semiconductor device using the same | |
CN117038721A (en) | P-GANHEMT device with dielectric layer of groove for improving withstand voltage and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150826 Termination date: 20171121 |
|
CF01 | Termination of patent right due to non-payment of annual fee |