CN102880523A - Watchdog circuit and failure monitoring method for same - Google Patents

Watchdog circuit and failure monitoring method for same Download PDF

Info

Publication number
CN102880523A
CN102880523A CN2012103822812A CN201210382281A CN102880523A CN 102880523 A CN102880523 A CN 102880523A CN 2012103822812 A CN2012103822812 A CN 2012103822812A CN 201210382281 A CN201210382281 A CN 201210382281A CN 102880523 A CN102880523 A CN 102880523A
Authority
CN
China
Prior art keywords
circuit
output
control system
relay contact
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2012103822812A
Other languages
Chinese (zh)
Other versions
CN102880523B (en
Inventor
薄云览
雷志军
贺保国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Hollysys Co Ltd
Original Assignee
Beijing Hollysys Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Hollysys Co Ltd filed Critical Beijing Hollysys Co Ltd
Priority to CN201210382281.2A priority Critical patent/CN102880523B/en
Publication of CN102880523A publication Critical patent/CN102880523A/en
Application granted granted Critical
Publication of CN102880523B publication Critical patent/CN102880523B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Keying Circuit Devices (AREA)

Abstract

The invention provides a watchdog circuit and a failure monitoring method for the same. The watchdog circuit comprises a first channel and a second channel. The first channel is connected with a first control system and a first relay contact respectively, and the second channel is connected with a second control system and a second relay contact respectively. The first and second relay contacts are connected in series with an output circuit of an interface power supply, and are used as relay contacts for controlling the turning-on/off of the interface power supply. The first channel is used for receiving an output signal of the first control system, processing the output signal, and outputting the processed signal to control the closing or opening of the first relay contact. The second channel is used for receiving an output signal of the second control system, processing the output signal, and outputting the processed signal to control the closing or opening of the second relay contact. The output of the watchdog circuit can be turned off when any device fails, so that a relay controlled by a watchdog turns of the power supply, a system stops output for communication, and the communication is guided to a safe side.

Description

Watchdog circuit and fault monitoring method thereof
Technical field
The present invention relates to the malfunction monitoring technology, relate in particular to a kind of watchdog circuit and fault monitoring method thereof.Background technology
Watchdog circuit is used for the correct execution of monitoring CPU (central processing unit) (CPU) program, crashes to prevent the program operation.In the prior art, generally adopt dual mode to realize: a kind of is the inside that watchdog circuit is integrated in CPU, by programming house dog time-out time; Another kind is to adopt special-purpose watchdog chip, monitors the running status of CPU.
But no matter watchdog circuit is integrated in chip internal or adopts special chip, and the fault mode of this watchdog circuit can't be predicted, and when the control system that comprises CPU breaks down, can cause watchdog circuit to break down, and can not play due supervisory function bit.
Summary of the invention
The invention provides a kind of watchdog circuit, cause watchdog circuit to break down to play the defective of due supervisory function bit to overcome because control system breaks down.
The invention provides a kind of watchdog circuit, this watchdog circuit comprises first passage and second channel, described first passage links to each other with the first relay contact with the first control system respectively, described second channel links to each other with the second relay contact with the second control system respectively, described the first relay contact and described the second relay contact are connected on the output circuit of interface power supply, as the relay contact of described interface on/off;
Described first passage for the output signal that receives described the first control system, is processed described output signal, with the closed or disconnection of described the first relay contact of signal output control after processing;
Described second channel for the output signal that receives described the second control system, is processed described output signal, with the closed or disconnection of described the second relay contact of signal output control after processing.
Preferably, described the first control system and described the second control system include CPU (central processing unit) (CPU) and field programmable gate array (FPGA), wherein:
Described CPU is used for monitoring described FPGA, and when described FPGA broke down, the enable signal that exports respective channel to was turn-offed in control;
Described FPGA is used for monitoring described CPU, when described CPU breaks down, stops to respective channel output dynamic pulse signal.
Preferably, described watchdog circuit also comprises:
The retaking of a year or grade circuit, respectively with described the first control system and described the second control system in described FPGA and the output terminal of described interface power supply link to each other, be used for monitoring the output voltage state of described output terminal, the described FPGA in described the first control system and described the second control system sends this output voltage state;
Described FPGA also is used for the described output voltage state that sends and receives to described CPU;
Described CPU also is used for determining according to the described output voltage state that receives and the own enable signal of exporting to respective channel whether described watchdog circuit breaks down.
Preferably, described first passage be connected second channel and include successively optical coupling isolation circuit, differentiating circuit, MOS switching tube, isolating transformer, rectification circuit and the relay that connects, wherein:
Described optical coupling isolation circuit, be used for to described output signal carry out after the light-coupled isolation with, form one road pulse signal, send described pulse signal to described differentiating circuit;
Described differentiating circuit is used for conducting and shutoff that the described pulse signal that receives is amplified the described MOS switching tube of rear control;
Described isolating transformer is used for conducting and shutoff according to described MOS switching tube, produces induced voltage, and exports described induced voltage to described rectification circuit;
Described rectification circuit is after carrying out rectification and filtering to described induced voltage, to described relay output signal;
Described relay is used for carrying out turn-on and turn-off according to the described signal from described rectification circuit, and to described the first relay contact or its closed or disconnect signal of described the second relay contact output control.
Preferably, described watchdog circuit also comprises: latching circuit, link to each other with the output terminal of described relay in described first passage and the described second channel respectively, be used for after described relay disconnects, control described the first control system or described the second control system enters self-locking state, until receive till the manual reset signal.
Preferably, the relay of described first passage and described second channel is two independently relays, when being used for also that a relay contact sticks together therein, realizes the normal function of watchdog circuit by control another one relay.
The invention provides a kind of fault monitoring method of watchdog circuit, the method comprises:
Described first passage receives the output signal from described the first control system, and described output signal is processed the closed or disconnection that described the first relay contact is controlled in rear output;
Described second channel receives the output signal from described the second control system, and described output signal is processed the closed or disconnection that described the second relay contact is controlled in rear output;
If described the first relay contact and described the second relay contact are all closed, then determine non-fault; If described the first relay contact and/or described the second relay contact disconnect, then determine to exist fault or watchdog circuit to turn-off.
Preferably, described method also comprises: obtain one road signal from the output terminal of described first passage and the output terminal of described second channel respectively, the two paths of signals that obtains is compared, if the two is inconsistent, determine that then there is fault in described watchdog circuit.
Preferably, describedly described output signal is processed rear output control the closed of described the first relay contact or described the second relay contact or disconnect and comprising:
To described output signal carry out after the light-coupled isolation with, form one road pulse signal;
Described pulse signal is amplified conducting and the shutoff of rear control MOS switching tube;
According to conducting and the shutoff of described MOS switching tube, produce induced voltage;
After described induced voltage carried out rectification and filtering, control described relay closes or disconnection, and to described the first relay contact or its closed or disconnect signal of described the second relay contact output control.
Preferably, described method also comprises: in definite described the first control system or after the second control system broke down and described relay disconnects, control system corresponding to control entered self-locking state, until corresponding control system receives till the manual reset signal.
The present invention adopts the watchdog circuit of discrete device design, arbitrary device fault all can cause watchdog circuit output to be turn-offed, so that the power supply of the safety relay meeting turning off system external communication interface of house dog control, so that the communication of system stops output, failure to the safe side side.
Description of drawings
Fig. 1 is the structural representation of watchdog circuit embodiment of the present invention;
Fig. 2 is the process flow diagram of the fault monitoring method embodiment of watchdog circuit of the present invention.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, hereinafter in connection with accompanying drawing embodiments of the invention are elaborated.Need to prove, in the situation that do not conflict, the embodiment among the application and the feature among the embodiment be combination in any mutually.
The invention provides a kind of watchdog circuit, can be applicable in the security system, the difference of this watchdog circuit and existing watchdog circuit is, this watchdog circuit is not integrated chip, be not positioned at control system inside yet, but as third party's supervisory circuit, this watchdog circuit comprises first passage 11 and second channel 12, described first passage links to each other with the first relay contact with the first control system respectively, described second channel links to each other with the second relay contact with the second control system respectively, described the first relay contact and described the second relay contact are connected on the output circuit of interface power supply, as the relay contact of described interface on/off;
Described first passage for the output signal that receives described the first control system, is processed described output signal, with the closed or disconnection of described the first relay contact of signal output control after processing;
Described second channel for the output signal that receives described the second control system, is processed described output signal, with the closed or disconnection of described the second relay contact of signal output control after processing.
Wherein, described the first control system and described the second control system include CPU (central processing unit) (CPU) and field programmable gate array (FPGA), wherein: described CPU, be used for monitoring described FPGA, when described FPGA broke down, the enable signal that exports respective channel to was turn-offed in control; Described FPGA is used for monitoring described CPU, when described CPU breaks down, stops to respective channel output dynamic pulse signal.Particularly, realized a soft house dog in FPGA inside, to the logic operation of program order with monitor working time.This shows, CPU and FPGA have consisted of a mutually relation of monitoring, and when CPU breaks down, FPGA will stop to export dynamic pulse, turn-off the output of watchdog circuit; When FPGA broke down, CPU can turn-off the enable signal of exporting to watchdog circuit, thereby also can turn-off the output of watchdog circuit.
In addition, described watchdog circuit can also comprise: retaking of a year or grade circuit 13, respectively with described the first control system and described the second control system in described FPGA and the output terminal of described interface power supply link to each other, be used for monitoring the output voltage state of described output terminal, the described FPGA in described the first control system and described the second control system sends this output voltage state; Described FPGA also is used for the described output voltage state that sends and receives to described CPU; Described CPU also is used for determining according to the described output voltage state that receives and the own enable signal of exporting to respective channel whether described watchdog circuit breaks down.
Particularly, when the CPU of each passage output enable signal, during FPGA output dynamic pulse, the relay contact of each passage is all closed, so that the input end of communication interface circuit module has the 24V power supply, this moment the retaking of a year or grade circuit can retaking of a year or grade to the 24V power supply is arranged, CPU has the 24V power supply by the input end that FPGA can detect the communication interface circuit module, this moment, CPU can determine the relay contact closure of watchdog circuit control, and had exported the 24V power supply.And under failure condition, a kind of is that CPU pilot relay contact disconnects, and the 24V power supply has been arrived in as a result retaking of a year or grade; Another kind of situation is the CPU pilot relay closing of contact, and the result does not but have retaking of a year or grade to arrive the 24V power supply.Both of these case is all thought fault.
Particularly, above-mentioned first passage and described second channel all adopt discrete element, for example described first passage be connected second channel and all can comprise successively optical coupling isolation circuit, differentiating circuit, metal-oxide semiconductor (MOS) (MOS) switching tube, isolating transformer, rectification circuit and the relay that connects, as shown in Figure 1, wherein:
Described optical coupling isolation circuit, be used for to described output signal carry out after the light-coupled isolation with, form one road pulse signal, send described pulse signal to described differentiating circuit;
Described differentiating circuit is used for conducting and shutoff that the described pulse signal that receives is amplified the described MOS switching tube of rear control;
Described isolating transformer is used for conducting and shutoff according to described MOS switching tube, produces induced voltage, and exports described induced voltage to described rectification circuit;
Described rectification circuit is after carrying out rectification and filtering to described induced voltage, to described relay output signal;
Described relay is used for carrying out turn-on and turn-off according to the described signal from described rectification circuit, and to described the first relay contact or its closed or disconnect signal of described the second relay contact output control.
When the normally closed contact of two relays all after the closure, the communication module interface circuit among Fig. 1 just has power supply.The two-way relay can guarantee in the single relay generation contact adhesion situation, because the series connection of another road relay being arranged, can not cause circuit function to lose efficacy.Simultaneously relay design has intrinsic contact forced guiding structure, and after contact adhesion occured, other contact back production by relay is detection failure in real time.
Certainly, those skilled in the art also can increase other elements as required in above-mentioned discrete component.The watchdog circuit that adopts above-mentioned discrete component to build can guarantee that arbitrary device fault all can make relay fall, and causes interface power supply dead electricity, the failure to the safe side side.
Further, for after unpredictable fault occurs Guarantee control system, the failure message of control system can't be diagnosed, and system starts rear risky hidden danger again.At the output terminal of relay, be designed with latching circuit 14, after CPU or FPGA break down, not to watchdog circuit input enable signal or pulse signal, so that after output relay disconnects, make watchdog circuit enter self-locking state by latching circuit.After system starts again, must carry out manual reset, watchdog circuit could start again.Like this, the maintenance staff can confirm system state, judges after system state normally and carries out start-up operation again.
Above-mentioned watchdog circuit has adopted two to get two structure, CPU and FPGA need export feeding-dog signal (pulse signal of the control signal that the CPU among Fig. 1 provides to FPGA and FPGA output) in the circuit of every road, arbitrary device fault all can make watchdog circuit output turn-off, and guarantees safety.In addition, this watchdog circuit has carried out retaking of a year or grade to the power supply of house dog output control, carries out fault alarm in the inconsistent situation of retaking of a year or grade.
In addition, the present invention also provides a kind of fault monitoring method that is applied to above-mentioned watchdog circuit, and as shown in Figure 2, the method comprises:
Step 201, first passage receive the output signal from described the first control system, and described output signal is processed the closed or disconnection that described the first relay contact is controlled in rear output;
Step 202, second channel receive the output signal from described the second control system, and described output signal is processed the closed or disconnection that described the second relay contact is controlled in rear output;
Step 203, judge whether the first relay contact and described the second relay contact be all closed, if then determine non-fault; Otherwise, then determine to exist fault.
In addition, described method also comprises: obtain one road signal from the output terminal of described first passage and the output terminal of described second channel respectively, the two paths of signals that obtains is compared, if the two is inconsistent, determine that then there is fault in described watchdog circuit.
Preferably, above-mentionedly described output signal is processed rear output control the closed of described the first relay contact or described the second relay contact or disconnect and comprising:
To described output signal carry out after the light-coupled isolation with, form one road pulse signal;
Described pulse signal is amplified conducting and the shutoff of rear control MOS switching tube;
According to conducting and the shutoff of described MOS switching tube, produce induced voltage;
After described induced voltage carried out rectification and filtering, control described relay closes or disconnection, and to described the first relay contact or its closed or disconnect signal of described the second relay contact output control.
Further, described method also comprises: in definite described the first control system or after the second control system breaks down and described relay disconnects, control system corresponding to control enters self-locking state, until corresponding control system receives till the manual reset signal.
Above-mentioned fault monitoring method, after arbitrary device that can be in watchdog circuit or control system break down, the interface power-fail.
One of ordinary skill in the art will appreciate that all or part of step in the said method can come the instruction related hardware to finish by program, said procedure can be stored in the computer-readable recording medium, such as ROM (read-only memory), disk or CD etc.Alternatively, all or part of step of above-described embodiment also can realize with one or more integrated circuit.Correspondingly, each the module/unit in above-described embodiment can adopt the form of hardware to realize, also can adopt the form of software function module to realize.The present invention is not restricted to the combination of the hardware and software of any particular form.
Above embodiment is only unrestricted in order to technical scheme of the present invention to be described, only with reference to preferred embodiment the present invention is had been described in detail.Those of ordinary skill in the art should be appreciated that and can make amendment or be equal to replacement technical scheme of the present invention, and do not break away from the spirit and scope of technical solution of the present invention, all should be encompassed in the middle of the claim scope of the present invention.

Claims (10)

1. watchdog circuit, it is characterized in that, this watchdog circuit comprises first passage and second channel, described first passage links to each other with the first relay contact with the first control system respectively, described second channel links to each other with the second relay contact with the second control system respectively, described the first relay contact and described the second relay contact are connected on the output circuit of interface power supply, as the relay contact of described interface on/off;
Described first passage for the output signal that receives described the first control system, is processed described output signal, with the closed or disconnection of described the first relay contact of signal output control after processing;
Described second channel for the output signal that receives described the second control system, is processed described output signal, with the closed or disconnection of described the second relay contact of signal output control after processing.
2. circuit according to claim 1 is characterized in that:
Described the first control system and described the second control system include CPU (central processing unit) (CPU) and field programmable gate array (FPGA), wherein:
Described CPU is used for monitoring described FPGA, and when described FPGA broke down, the enable signal that exports respective channel to was turn-offed in control;
Described FPGA is used for monitoring described CPU, when described CPU breaks down, stops to respective channel output dynamic pulse signal.
3. circuit according to claim 2 is characterized in that, described watchdog circuit also comprises:
The retaking of a year or grade circuit, respectively with described the first control system and described the second control system in described FPGA and the output terminal of described interface power supply link to each other, be used for monitoring the output voltage state of described output terminal, the described FPGA in described the first control system and described the second control system sends this output voltage state;
Described FPGA also is used for the described output voltage state that sends and receives to described CPU;
Described CPU also is used for determining according to the described output voltage state that receives and the own enable signal of exporting to respective channel whether described watchdog circuit breaks down.
4. the described circuit of arbitrary right according to claim 1-3, it is characterized in that, described first passage be connected second channel and include successively optical coupling isolation circuit, differentiating circuit, metal-oxide semiconductor (MOS) (MOS) switching tube, isolating transformer, rectification circuit and the relay that connects, wherein:
Described optical coupling isolation circuit, be used for to described output signal carry out after the light-coupled isolation with, form one road pulse signal, send described pulse signal to described differentiating circuit;
Described differentiating circuit is used for conducting and shutoff that the described pulse signal that receives is amplified the described MOS switching tube of rear control;
Described isolating transformer is used for conducting and shutoff according to described MOS switching tube, produces induced voltage, and exports described induced voltage to described rectification circuit;
Described rectification circuit is after carrying out rectification and filtering to described induced voltage, to described relay output signal;
Described relay is used for carrying out turn-on and turn-off according to the described signal from described rectification circuit, and to described the first relay contact or its closed or disconnect signal of described the second relay contact output control.
5. circuit according to claim 4 is characterized in that, described watchdog circuit also comprises:
Latching circuit, link to each other with the output terminal of described relay in described first passage and the described second channel respectively, be used for after described relay disconnects, control described the first control system or described the second control system enters self-locking state, until receive till the manual reset signal.
6. circuit according to claim 5 is characterized in that:
The relay of described first passage and described second channel is two independently relays, when being used for also that a relay contact sticks together therein, realizes the normal function of watchdog circuit by control another one relay.
7. the fault monitoring method of a watchdog circuit claimed in claim 5 is characterized in that, the method comprises:
Described first passage receives the output signal from described the first control system, and described output signal is processed the closed or disconnection that described the first relay contact is controlled in rear output;
Described second channel receives the output signal from described the second control system, and described output signal is processed the closed or disconnection that described the second relay contact is controlled in rear output;
If described the first relay contact and described the second relay contact are all closed, then determine non-fault; If described the first relay contact and/or described the second relay contact disconnect, then determine to exist fault or watchdog circuit to turn-off.
8. method according to claim 7 is characterized in that, described method also comprises:
Obtain one road signal from the output terminal of described first passage and the output terminal of described second channel respectively, the two paths of signals that obtains is compared, if the two is inconsistent, determine that then there is fault in described watchdog circuit.
9. it is characterized in that according to claim 7 or 8 described methods:
Describedly described output signal is processed rear output control the closed of described the first relay contact or described the second relay contact or disconnect and comprising:
To described output signal carry out after the light-coupled isolation with, form one road pulse signal;
Described pulse signal is amplified conducting and the shutoff of rear control MOS switching tube;
According to conducting and the shutoff of described MOS switching tube, produce induced voltage;
After described induced voltage carried out rectification and filtering, control described relay closes or disconnection, and to described the first relay contact or its closed or disconnect signal of described the second relay contact output control.
10. method according to claim 9 is characterized in that, described method also comprises:
In definite described the first control system or after the second control system broke down and described relay disconnects, control system corresponding to control entered self-locking state, until corresponding control system receives till the manual reset signal.
CN201210382281.2A 2012-10-10 2012-10-10 Watchdog circuit and failure monitoring method for same Active CN102880523B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210382281.2A CN102880523B (en) 2012-10-10 2012-10-10 Watchdog circuit and failure monitoring method for same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210382281.2A CN102880523B (en) 2012-10-10 2012-10-10 Watchdog circuit and failure monitoring method for same

Publications (2)

Publication Number Publication Date
CN102880523A true CN102880523A (en) 2013-01-16
CN102880523B CN102880523B (en) 2015-03-11

Family

ID=47481859

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210382281.2A Active CN102880523B (en) 2012-10-10 2012-10-10 Watchdog circuit and failure monitoring method for same

Country Status (1)

Country Link
CN (1) CN102880523B (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104386091A (en) * 2014-09-23 2015-03-04 浙江众合机电股份有限公司 Rail traffic safety control circuit and system
CN104750567A (en) * 2015-03-26 2015-07-01 南京大全自动化科技有限公司 Watchdog reset method based on FPGA
CN107340763A (en) * 2016-05-26 2017-11-10 上海拿森汽车电子有限公司 Electric boosting steering system and its control method based on outer watchdog
CN107672624A (en) * 2017-09-29 2018-02-09 北京佳讯飞鸿电气股份有限公司 Railway section fiber optic network signal control device and system
CN108205490A (en) * 2016-12-19 2018-06-26 比亚迪股份有限公司 Software watchdog test method and device
CN109709930A (en) * 2017-10-25 2019-05-03 株洲中车时代电气股份有限公司 A kind of fault-safety principle control device and method
CN110794817A (en) * 2019-12-03 2020-02-14 中国兵器装备集团自动化研究所 Fault safety type current output channel diagnosis system and method thereof
CN112764409A (en) * 2019-11-05 2021-05-07 北京龙鼎源科技股份有限公司 Security control circuit, security control method, storage medium, and electronic device
CN113407474A (en) * 2021-08-19 2021-09-17 美核电气(济南)股份有限公司 Multi-channel nuclear power equipment contact scanning device and working method thereof
CN115225727A (en) * 2022-07-15 2022-10-21 固安信通信号技术股份有限公司 Two-out-of-two safety device applied to LEU system and message forwarding method
CN116775366A (en) * 2023-08-23 2023-09-19 北京星河动力装备科技有限公司 Controller, processor switching method, electronic device, and storage medium

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5732245A (en) * 1993-12-09 1998-03-24 Pitney Bowes Inc. Multi-memory access limiting circuit for a multi-memory device
CN202305731U (en) * 2011-10-31 2012-07-04 武汉中元华电科技股份有限公司 Device integrating travelling wave distance measuring and fault wave recording
CN202433727U (en) * 2011-12-16 2012-09-12 西安艾贝尔科技发展有限公司 Single chip microcomputer (SCM) data acquisition unit for distributed monitoring device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5732245A (en) * 1993-12-09 1998-03-24 Pitney Bowes Inc. Multi-memory access limiting circuit for a multi-memory device
CN202305731U (en) * 2011-10-31 2012-07-04 武汉中元华电科技股份有限公司 Device integrating travelling wave distance measuring and fault wave recording
CN202433727U (en) * 2011-12-16 2012-09-12 西安艾贝尔科技发展有限公司 Single chip microcomputer (SCM) data acquisition unit for distributed monitoring device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
胡高军等: "监控***看门狗的设计", 《2011嵌入式***及单片机国际学术交流会》 *

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104386091B (en) * 2014-09-23 2016-06-22 浙江众合科技股份有限公司 A kind of track traffic safety control circuit and system
CN105946902A (en) * 2014-09-23 2016-09-21 浙江众合科技股份有限公司 Static output and static dynamic pulse detection track traffic safety output system
CN104386091A (en) * 2014-09-23 2015-03-04 浙江众合机电股份有限公司 Rail traffic safety control circuit and system
CN104750567A (en) * 2015-03-26 2015-07-01 南京大全自动化科技有限公司 Watchdog reset method based on FPGA
CN104750567B (en) * 2015-03-26 2017-11-17 南京大全自动化科技有限公司 A kind of watchdog reset method based on FPGA
CN107340763B (en) * 2016-05-26 2023-08-08 上海拿森汽车电子有限公司 Electric power steering system based on external watchdog and control method thereof
CN107340763A (en) * 2016-05-26 2017-11-10 上海拿森汽车电子有限公司 Electric boosting steering system and its control method based on outer watchdog
CN108205490A (en) * 2016-12-19 2018-06-26 比亚迪股份有限公司 Software watchdog test method and device
CN107672624A (en) * 2017-09-29 2018-02-09 北京佳讯飞鸿电气股份有限公司 Railway section fiber optic network signal control device and system
CN109709930A (en) * 2017-10-25 2019-05-03 株洲中车时代电气股份有限公司 A kind of fault-safety principle control device and method
CN109709930B (en) * 2017-10-25 2020-09-25 株洲中车时代电气股份有限公司 Fault guiding safety control device and method
CN112764409A (en) * 2019-11-05 2021-05-07 北京龙鼎源科技股份有限公司 Security control circuit, security control method, storage medium, and electronic device
CN112764409B (en) * 2019-11-05 2024-01-26 北京龙鼎源科技股份有限公司 Security control circuit and method, storage medium, and electronic device
CN110794817A (en) * 2019-12-03 2020-02-14 中国兵器装备集团自动化研究所 Fault safety type current output channel diagnosis system and method thereof
CN113407474A (en) * 2021-08-19 2021-09-17 美核电气(济南)股份有限公司 Multi-channel nuclear power equipment contact scanning device and working method thereof
CN115225727A (en) * 2022-07-15 2022-10-21 固安信通信号技术股份有限公司 Two-out-of-two safety device applied to LEU system and message forwarding method
CN115225727B (en) * 2022-07-15 2023-05-05 固安信通信号技术股份有限公司 Two-out-of-two safety device applied to LEU system and message forwarding method
CN116775366A (en) * 2023-08-23 2023-09-19 北京星河动力装备科技有限公司 Controller, processor switching method, electronic device, and storage medium
CN116775366B (en) * 2023-08-23 2024-01-09 北京星河动力装备科技有限公司 Controller, processor switching method, electronic device, and storage medium

Also Published As

Publication number Publication date
CN102880523B (en) 2015-03-11

Similar Documents

Publication Publication Date Title
CN102880523B (en) Watchdog circuit and failure monitoring method for same
US20100246385A1 (en) Industrial controller employing the network ring topology
JPH11313438A (en) Fault protection device for power distribution system
CN109698775A (en) A kind of dual-machine redundancy backup system based on real-time status detection
CN102752145B (en) Novel detecting and isolating system for fault of RS-485 port and method thereof
CN111313555B (en) Full-redundancy intelligent terminal device for intelligent substation
CN105896490A (en) Fault processing method and device of power distribution network
CN103616598B (en) Testing method for dynamic simulation of linkage between protective channel faults and line faults
CN103425542A (en) Safety detection system with integrated diagnostic functions
CN103368539B (en) Switch element and switching system
CN101782617B (en) Method and device for detecting circuit faults
US20190044198A1 (en) Battery module and storage battery system
CN104392757A (en) DCS for nuclear power station
CN201829929U (en) Novel hard trip loop for large-scale thermal power unit MFT (main fuel trip)
CN101942945A (en) High-security and maintainability control logic circuit for shielded door
CN110647102B (en) Intelligent safe output module
CN206133294U (en) Controller fault protection system
CN106452203A (en) Reliable drive control system, and control method thereof
CN103856338A (en) Automatic bypass device and method for tandem connection of communication device
CN107026691B (en) Method and system for automatically isolating power distribution optical fiber ring network fault
CN201754576U (en) Logic circuit for controlling shield door with high safety and easy maintenance
CN211827018U (en) Multi-control system state diagnosis interaction device
CN104953697B (en) Spare power automatic switching method of chain type electrical-network
CN103728529B (en) A kind of switch gap condition discrimination method
CN103545923B (en) A kind of guard method for repair apparatus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant